Bounded Dataflow Networks and Latency Insensitive Circuits