

Performance Monitoring

(Based on PXA250)

Jihong Kim

Overview

- Performance Monitoring Registers
 - Clock counter
 - Performance counter
 - Performance monitor control register
- Performance Monitoring Examples
 - CPI (cycles per instruction)
 - I-cache/D-cache efficiency
 - Instruction fetch latency
 - Data/bus request buffer
 - Stall/writeback statistics
 - I-TLB/D-TLB efficiency

Jihong Kim

Performance Monitoring Registers

- Two 32-bit **Performance Monitor Count** (PMN0/1)
 - Can monitor two events simultaneously
- One 32-bit **Clock Counter** (CCNT)
 - Useful when measuring total execution times
- **Performance Monitor Control Register** (PMNC)
 - Can select monitored events at PMN0 & PMN1
 - Reset, detect overflow of counters
- Accessible through Coprocessor 14 (CP14)
 - PMNC: reg 0
 - CCNT: reg 1 , PMN0/1: regs 2/3

Jihong Kim

Events Type

- Occurrence events:
 - **whenever** the event happens, counter ++
- Duration events:
 - **while** (ConditionIsTrue) counter++
- Performance monitoring Examples
 - Clock counter \Rightarrow total number of cycles during monitoring
 - Performance counter \Rightarrow Duration events counting
 - % of Event duration =
 $(\text{performance counter} / \text{clock counter}) * 100$

Jihong Kim

Performance Monitoring Event



- 0x0: I-cache miss (O)
- 0x1: I-cache miss or I-TLB miss (D)
- 0x2: stall due to a data dependency (D)
- 0x3: I-TLB miss (O) , 0x4: D-TLB miss (O)
- 0x5: branch executed (O) , 0x6: branch mispredicted (O)
- 0x7: instruction executed (O)
- 0x8/0x9: stall because the data cache buffers are full (D/O)
- 0xA: D-cache access (O) , 0xB: D-cache miss (O)
- 0xC: D-cache write-back (O)
- 0xD: S/W changed the PC (O)

Jihong Kim

Performance Monitoring Examples

Mode	PMNC.evtCount0	PMNC.evtCount1
Instruction Cache Efficiency	0x7 (instruction count)	0x0 (ICache miss)
Data Cache Efficiency	0xA (Dcache access)	0xB (DCache miss)
Instruction Fetch Latency	0x1 (ICache cannot deliver)	0x0 (ICache miss)
Data/Bus Request Buffer Full	0x8 (DBuffer stall duration)	0x9 (DBuffer stall)
Stall/Writeback Statistics	0x2 (data stall)	0xC (DCache writeback)
Instruction TLB Efficiency	0x7 (instruction count)	0x3 (ITLB miss)
Data TLB Efficiency	0xA (Dcache access)	0x4 (DTLB miss)

Jihong Kim

Example: I-Cache Efficiency & CPI Monitoring

- PMN0 ⇒ Instruction Count
 - PMNC.evtCount0 = 0x7
 - PMN1 ⇒ # of I-cache misses
 - PMNC.evtCount1 = 0x0
 - CCNT ⇒ Total number of cycles
-
- I-cache miss rate = $PMN1/PMN0$
 - CPI (cycles per ins.) = $CCNT/PMN0$

Jihong Kim

Configuring PMNC

```

; Configure PMNC with the following values:
; evtCount0 = 7, evtCount1 = 0 instruction cache efficiency
; inten = 0x7set all counters to trigger an interrupt on
; overflow
; C = 1 reset CCNT register
; P = 1 reset PMN0 and PMN1 registers
; E = 1 enable counting
MOV R0,#0x7777
MCR P14,0,R0,CO,CO,0; write R0 to PMNC
; Counting begins
    
```

Interrupt handling

```

IRQ_INTERRUPT_SERVICE_ROUTINE:
; Assume that performance counting interrupts are the only IRQ in the system
MRC P14,0,R1,CO,CO,0; read the PMNC register
BIC R2,R1,#1 ; clear the enable bit
MCR P14,0,R2,CO,CO,0; clear interrupt flag and disable counting
MRC P14,0,R3,C1,CO,0; read CCNT register
MRC P14,0,R4,C2,CO,0; read PMN0 register
MRC P14,0,R5,C3,CO,0; read PMN1 register

<process the results>
SUBS PC,R14,#4 ; return from interrupt
    
```

Computing results

```

; Assume CCNT overflowed
CCNT = 0x0000,0020 ;overflowed and continued counting
Number of instructions executed = PMN0 = 0x6AAA,AAAA
Number of instruction cache miss requests = PMN1 = 0x0555,5555
Instruction Cache miss-rate = 100 * PMN1/PMN0 = 5%
CPI = (CCNT + 2^32)/Number of instructions executed = 2.4 cycles/instruction
    
```

Jihong Kim

Example: D-Cache Efficiency

- $PMN0 \Rightarrow$ # of D-cache accesses
 - $PMNC.evtCount0 = 0xA$
- $PMN1 \Rightarrow$ # of D-cache misses
 - $PMNC.evtCount1 = 0xB$

- D-cache miss rate = $PMN1/PMN0$