

Lecture 21:

CMOS-MEMS (1)

Dong-II "Dan" Cho

School of Electrical Engineering and Computer Science,
Seoul National University

Nano/Micro Systems & Controls Laboratory

Email: dicho@snu.ac.kr

URL: <http://nml.snu.ac.kr>

Contents

- What is CMOS-MEMS
- Basic CMOS fabrication
- Monolithic vs. hybrid integration
- Pre-CMOS integration
- Intermediate-CMOS integration
- Post-CMOS integration




Dong-II "Dan" Cho

Nano/Micro Systems & Controls Lab.

This material is intended for students in 4541.844 class in the Spring of 2008. Any other usage and possession is in violation of copyright laws

What is CMOS-MEMS?

- Tight integration of sensor and electronics





Dong-II "Dan" Cho

Nano/Micro Systems & Controls Lab.

This material is intended for students in 4541.844 class in the Spring of 2008. Any other usage and possession is in violation of copyright laws

Basic CMOS fabrication: NMOS

- N-channel Metal Oxide Semiconductor
 - Positive charges on gate creates “n-type” channel in p-doped substrate





Dong-II “Dan” Cho

This material is intended for students in 4541.844 class in the Spring of 2008. Any other usage and possession is in violation of copyright laws

Nano/Micro Systems & Controls Lab.

Basic CMOS fabrication: PMOS

- P-channel Metal Oxide Semiconductor
 - Negative charges on gate creates “p-type” channel in n-doped substrate




Dong-II “Dan” Cho

This material is intended for students in 4541.844 class in the Spring of 2008. Any other usage and possession is in violation of copyright laws

Nano/Micro Systems & Controls Lab.

Typical CMOS fabrication flow

- Mask sequence (1P2M, ISRC1.5 process)
 - Well mask
 - Active mask
 - Field VT mask
 - Gate mask
 - N+ S/D mask
 - P+ S/D mask
 - Contact mask
 - Metal-1 mask
 - Via mask
 - Metal-2 mask
 - Pad mask



Dong-II "Dan" Cho

This material is intended for students in 4541.844 class in the Spring of 2008. Any other usage and possession is in violation of copyright laws

Nano/Micro Systems & Controls Lab.

Typical CMOS fabrication flow (Cont'd)

1) Starting Material

- Dopant type : p-type (boron)
- Orientation : (100)
- Resistivity : $13 \pm 2 \Omega$
- Wafer size : 4 inch

2) Wafer Inspection

3) Wafer Identification

4) Initial cleaning


- H_2SO_4 : H_2O_2 (4:1) 10min.
120°C
- HF (10:1) 10sec.
- D.I. Water rinse and dry

5) Initial oxidation

- Temperature : 1000C 130min.
- Thickness : $6000 \pm 6000 \text{ \AA}$

6) Well mask

- Mask I.D. : NWL
- HMDS. P/R coat, soft bake
- Align, Exposure
- Develop, CD check
- Hard bake



Dong-II "Dan" Cho

Nano/Micro Systems & Controls Lab.

This material is intended for students in 4541.844 class in the Spring of 2008. Any other usage and possession is in violation of copyright laws

Typical CMOS fabrication flow (Cont'd)

7) Oxide etch

- 7:1 BHF 6min

8) P/R strip

- H_2SO_4 : H_2O_2 (4:1) 10min. 120°C

3) Clean


- H_2SO_4 : H_2O_2 (4:1) 10min. 120°C
- HF (10:1) 10sec.
- D.I. Water rinse and dry

10) Thin oxidation

- Temperature : 950 °C, 31min.
- Thickness : $250 \pm 20 \text{ \AA}$

11) Well implantation

- Ion species : ${}_{31}\text{P}^+$
- Dose : $3.6 \times 10^{12} / \text{cm}^2$
- Energy : 120keV



Dong-II "Dan" Cho

Nano/Micro Systems & Controls Lab.

This material is intended for students in 4541.844 class in the Spring of 2008. Any other usage and possession is in violation of copyright laws


Typical CMOS fabrication flow (Cont'd)

12) Clean

- $\text{H}_2\text{SO}_4 : \text{H}_2\text{O}_2$ (4:1) 10min. 120°C
- HF (10:1) 10sec.
- D.I. Water rinse and dry

13) Well drive-in

- Temperature : 1100°C, 600min. N_2 + 1100 °C, 600min. O_2
- Thickness : $1000 \pm 100 \text{Å}$



Dong-II "Dan" Cho

Nano/Micro Systems & Controls Lab.

This material is intended for students in 4541.844 class in the Spring of 2008. Any other usage and possession is in violation of copyright laws

Typical CMOS fabrication flow (Cont'd)

14) Oxide strip

- 7:1 BHF

15) Clean


- H_2SO_4 : H_2O_2 (4:1) 10min. 120°C
- HF (10:1) 10sec.
- D.I. Water rinse and dry

16) Buffer oxidation

- Temperature : 1000 °C
- Thickness : $450 \pm 40 \text{ \AA}$

10) Nitride oxidation

- Temperature : 785°C
- Thickness : $1600 \pm 100 \text{ \AA}$



Dong-II "Dan" Cho

This material is intended for students in 4541.844 class in the Spring of 2008. Any other usage and possession is in violation of copyright laws

Nano/Micro Systems & Controls Lab.


Typical CMOS fabrication flow (Cont'd)

18) Active mask

- Mask I.D. : ACT
- HMDS. P/R coat, soft bake
- Align, Exposure
- Develop, CD check
- Hard bake

19) Nitride etch

- Reactant gas : $\text{CF}_4 + \text{O}_2$



Dong-II "Dan" Cho

This material is intended for students in 4541.844 class in the Spring of 2008. Any other usage and possession is in violation of copyright laws

Nano/Micro Systems & Controls Lab.

Typical CMOS fabrication flow (Cont'd)

20) P/R strip


- $\text{H}_2\text{SO}_4 : \text{H}_2\text{O}_2$ (4:1) 120°C

21) Field V_T mask

- Mask I.D. : FVT
- HMDS. P/R coat, soft bake
- Align, Exposure
- Develop, CD check
- Hard bake

22) Field implantation

- Ion species : $_{11}\text{B}^+$
- Dose : $2.0 \times 10^{13}/\text{cm}^2$
- Energy : 35keV



Dong-II "Dan" Cho

This material is intended for students in 4541.844 class in the Spring of 2008. Any other usage and possession is in violation of copyright laws

Nano/Micro Systems & Controls Lab.

Typical CMOS fabrication flow (Cont'd)

23) P/R strip

- $\text{H}_2\text{SO}_4 : \text{H}_2\text{O}_2$ (4:1) 120°C

24) Clean

- $\text{H}_2\text{SO}_4 : \text{H}_2\text{O}_2$ (4:1) 10min. 120°C
- HF (10:1) 10sec.
- D.I. Water rinse and dry

25) Field oxidation

- Temperature : 950°C, 415min.
- Thickness : $5500 \pm 500 \text{ \AA}$

26) Oxide strip


- 7:1 BHF 40sec.

27) Nitride strip

- H_3PO_4 160°C

28) Buffer oxide strip

- 7:1 BHF 40sec.



Dong-II "Dan" Cho

This material is intended for students in 4541.844 class in the Spring of 2008. Any other usage and possession is in violation of copyright laws

Nano/Micro Systems & Controls Lab.

Typical CMOS fabrication flow (Cont'd)

29) Clean


- $\text{H}_2\text{SO}_4 : \text{H}_2\text{O}_2$ (4:1) 10min. 120°C
- HF (10:1) 10sec.
- D.I. Water rinse and dry

30) Sacrificial oxidation

- Temperature : 1000°C, 33min.
- Thickness : $450 \pm 40 \text{ \AA}$

31) V_T implantation

- Ion species : $_{11}\text{B}^+$
- Dose : $1.5 \times 10^{12}/\text{cm}^2$
- Energy : 40keV



Dong-II "Dan" Cho

Nano/Micro Systems & Controls Lab.

This material is intended for students in 4541.844 class in the Spring of 2008. Any other usage and possession is in violation of copyright laws

Typical CMOS fabrication flow (Cont'd)

32) Oxide strip

- 7:1 BHF 40sec.

33) Clean

- $\text{H}_2\text{SO}_4 : \text{H}_2\text{O}_2$ (4:1) 10min. 120°C
- HF (10:1) 10sec.
- D.I. Water rinse and dry

34) Gate oxidation

- Temperature : 950°C, 31min.
- Thickness : $250 \pm 20 \text{Å}$

35) Poly deposition

- Temperature : 625°C
- Thickness : $3500 \pm 300 \text{Å}$

36) POCl_3 doping

- Temperature : 900°C
- $20 \Omega/\square$ on poly

37) Deglaze


- 10:1 HF 30sec.

38) Gate mask

- Mask I.D. : PLY
- HMDS. P/R coat, soft bake
- Align, Exposure
- Develop, CD check •Hard bake

39) Poly etch

- Reactant gas : $\text{Cl}_2 + \text{He}$



Dong-II "Dan" Cho

This material is intended for students in 4541.844 class in the Spring of 2008. Any other usage and possession is in violation of copyright laws

Nano/Micro Systems & Controls Lab.

Typical CMOS fabrication flow (Cont'd)

40) P/R strip


- $\text{H}_2\text{SO}_4 : \text{H}_2\text{O}_2$ (4:1) 120°C

41) N⁺ S/D mask

- Mask I.D. : NSD
- HMDS. P/R coat, soft bake
- Align, Exposure
- Develop, CD check • Hard bake

42) N⁺ S/D implantation

- Ion species : ${}_{75}\text{As}^+$
- Dose : $5 \times 10^{15}/\text{cm}^2$
- Energy : 80keV



Dong-II "Dan" Cho

This material is intended for students in 4541.844 class in the Spring of 2008. Any other usage and possession is in violation of copyright laws

Nano/Micro Systems & Controls Lab.

Typical CMOS fabrication flow (Cont'd)

53) Clean

- H_2SO_4 : H_2O_2 (4:1) 10min. 120°C
- D.I. Water rinse and dry

54) Reflow


- Temperature : 950°C, 30min.

55) Contact mask

- Mask I.D. : CNT
- HMDS. P/R coat, soft bake
- Align, Exposure
- Develop, CD check • Hard bake

56) Contact etch (Wet+RIE)

- RIE : $\text{CHF}_3 + \text{CF}_4 + \text{Ar}$



Dong-II "Dan" Cho

This material is intended for students in 4541.844 class in the Spring of 2008. Any other usage and possession is in violation of copyright laws

Nano/Micro Systems & Controls Lab.

Typical CMOS fabrication flow (Cont'd)

63) IMD deposition
•TEOS 8000Å

64) VIA mask
•Mask I.D. : VIA
•HMDS. P/R coat, soft bake
•Align, Exposure
•Develop, CD check •Hard bake

65) VIA etch
•RIE : $\text{CHF}_3 + \text{CF}_4 + \text{Ar}$

66) P/R strip
• O_2 plasma
• $\text{H}_2\text{SO}_4 : \text{H}_2\text{O}_2$ (4:1) 120°C


67) Pre-metal cleaning
•50:1 BHF

68) Metal-2 deposition
•Target : Al-1% Si
•Thickness : 1µm

69) Metal-2 mask
•Mask I.D. : MT2
•HMDS. P/R coat, soft bake
•Align, Exposure
•Develop, CD check •Hard bake

70) Metal-2 etch
•Reactant gas : $\text{BCl}_3 + \text{Cl}_2$ RIE

71) P/R strip
• O_2 plasma
•Solvent



Dong-II "Dan" Cho

This material is intended for students in 4541.844 class in the Spring of 2008. Any other usage and possession is in violation of copyright laws

Nano/Micro Systems & Controls Lab.

Typical CMOS fabrication flow (Cont'd)

72) Passivation oxide

- Thickness : TEOS 1 μ m

73) Pas mask

- Mask I.D. : PAD
- HMDS. P/R coat, soft bake
- Align, Exposure
- Develop, CD check •Hard bake

74) Pad etch


- RIE : CHF₃+CF₄+Ar

75) P/R strip

- O₂ plasma
- H₂SO₄ : H₂O₂ (4:1) 120°C

76) Alloy

- Temperature : 450°C, 30min.
- Ambient : 25% H₂ in N₂




Dong-II "Dan" Cho

This material is intended for students in 4541.844 class in the Spring of 2008. Any other usage and possession is in violation of copyright laws

Nano/Micro Systems & Controls Lab.

Monolithic vs. Hybrid integration



Monolithic integration



Hybrid integration



Dong-II "Dan" Cho

This material is intended for students in 4541.844 class in the Spring of 2008. Any other usage and possession is in violation of copyright laws

Nano/Micro Systems & Controls Lab.

Monolithic vs. Hybrid integration (Cont'd)

	Monolithic integration	Hybrid integration
Integration	Single-chip integration	-Two-chip implementation -Integrated on a package
Process	Complicate process for iMEMS	Special processes are allowed (bulk micromachining, wafer bonding, etc.)
Cost	Low	High
Size	Small	Large
Performance	Low	High




Dong-II "Dan" Cho

Nano/Micro Systems & Controls Lab.

This material is intended for students in 4541.844 class in the Spring of 2008. Any other usage and possession is in violation of copyright laws

Monolithic vs. Hybrid integration (Cont'd)

- Accelerometer case



Dong-II "Dan" Cho

Nano/Micro Systems & Controls Lab.

This material is intended for students in 4541.844 class in the Spring of 2008. Any other usage and possession is in violation of copyright laws

Monolithic integration

	Surface micromachining	Bulk micromachining
Pre-CMOS	Sandia Lab. (XL & gyro)	U. Michigan (pressure)
Intermediate-CMOS	Infineon (pressure) ADI (XL & gyro) Toyota (pressure)	
Post-CMOS (etching)		Motorola (pressure) Bosch (pressure) Carnegie M. (XL & gyro)
Post CMOS (add-on layer)	Delphi (gyro) Texas Inst. (Mirror) UC. Berkeley (XL & gyro)	



Dong-II "Dan" Cho

Nano/Micro Systems & Controls Lab.

This material is intended for students in 4541.844 class in the Spring of 2008. Any other usage and possession is in violation of copyright laws

Monolithic integration (Cont'd)

	Advantages	Disadvantage
CMOS	-Standard CMOS process	-limited application
Pre-CMOS	-No high temperature process during CMOS process	-Contamination issue in CMOS process
Intermediate-CMOS	-Optimized process for your device	-Complex and non-standard process
Post-CMOS (etching)	-Standard CMOS process can be used	-High temperature micromachining process can affect to CMOS circuit
Post-CMOS (add-on layer)	-Simple micromachining process	




Dong-II "Dan" Cho

Nano/Micro Systems & Controls Lab.

This material is intended for students in 4541.844 class in the Spring of 2008. Any other usage and possession is in violation of copyright laws

Pre-CMOS integration

- Pre-CMOS process example (Sandia Lab.)
 - CMP to planarize the wafer for regular CMOS processing
 - Wet etch to release MEMS structures
 - Need a dedicated production line




Dong-II "Dan" Cho

This material is intended for students in 4541.844 class in the Spring of 2008. Any other usage and possession is in violation of copyright laws

Nano/Micro Systems & Controls Lab.

Intermediate-CMOS integration

- Intermediate-CMOS process example (ADI)
 - Form transistors on bare wafers first
 - Then deposit and anneal MEMS structural materials
 - No CMP needed
 - Wet etch to release MEMS structures
 - Need a dedicated production line




Dong-II "Dan" Cho

This material is intended for students in 4541.844 class in the Spring of 2008. Any other usage and possession is in violation of copyright laws

Nano/Micro Systems & Controls Lab.

Post-CMOS integration (Isotropic etching)

- Post-CMOS process example (CMU)
 - Standard CMOS process
 - Top metal for MEMS mask
 - Isotropic etch for release




Dong-II "Dan" Cho










Nano/Micro Systems & Controls Lab.

This material is intended for students in 4541.844 class in the Spring of 2008. Any other usage and possession is in violation of copyright laws

Post-CMOS integration (Electroplating)

- Post-CMOS process example (U. of Michigan & Delphi)
 - Standard CMOS process
 - Electroplating for MEMS structure
 - Wet etch to release MEMS structures



	Silicon substrate		CMOS n-well		Aluminum
	CMOS dielectrics		Polysilicon		Barrier Metal
	Passivation		Drain/source		Electroplated Metal





Dong-II "Dan" Cho

This material is intended for students in 4541.844 class in the Spring of 2008. Any other usage and possession is in violation of copyright laws

Nano/Micro Systems & Controls Lab.

Fabrication Issues on CMOS-MEMS

- Vertical curl in thin structure
 - Metal misalignment
 - Residual stress gradient





Dong-II "Dan" Cho

This material is intended for students in 4541.844 class in the Spring of 2008. Any other usage and possession is in violation of copyright laws

Nano/Micro Systems & Controls Lab.

Fabrication Issues on CMOS-MEMS (Cont'd)

- Stiction problem
 - Surface tension in wet release



Dong-II "Dan" Cho

This material is intended for students in 4541.844 class in the Spring of 2008. Any other usage and possession is in violation of copyright laws

Nano/Micro Systems & Controls Lab.

Reference

- [1] Marc J. Madou, "Fundamentals of MICROFABICATION," 2nd edition
- [2] J. D. Lee, "Silicon Integrated Circuit microfabrication technology," 2nd edition
- [3] R. C. Jaeger, "Introduction to Microelectronic Fabrication," 2nd edition
- [4] web site: www.isrc.snu.ac.kr

