# Chapter 2-3: CPUs

Soo-Ik Chae

High Performance Embedded Computing

# Topics

- Bus encoding.
- Security-oriented architectures.
- CPU simulation.
- Configurable processors.

## Bus encoding

- Encode information on bus to reduce toggles and dynamic energy consumption.
  - Count energy consumption by toggle counts.
- Bus encoding is invisible to rest of architecture.
- Some schemes transmit side information about encoding.



High Performance Embedded Computing

## Bus-invert coding

- Stan and Burleson: take advantage of correlation between successive bus values.
- Choose sending true or complement form of bus values to minimize toggles.
- Can break bus into fields and apply bus-invert coding to each field.



## Working zone encoding

- Mussoll et al.: working-zone encoding divides address bus into working zones.
  - Address in a working zone is sent as an offset from the base in a one-hot code.
- To reduce the energy in microprocessor address bus

High Performance Embedded Computing

#### Working zone encoding



#### Working zone encoding

	<i>m</i> -wire bus			
	Pref_miss	ident	word	
	(1)	$\left(\left\lceil \log_2(H+M) \right\rceil\right)$	(n)	
WZ	0	WZ index	offset or	
format			last bus value	
Non $WZ$	1	don't care	complete	
format			address	

TABLE I Address Bus Fields for a Hit (WZ Format) and a Miss (Non WZ Format). In Parenthesis, the Number of Bit.

High Performance Embedded Computing

#### Working zone encoding

Fig. 2. Values 1 to H(H + 1 to H + M) in ident belong to active (potential) working zones. The registers used for the encoding are as follows:

- $\mathbf{Pref}_{j}$  contains the last address to working zone j;
- $\operatorname{prev_off}_{i}$  is the offset of the last reference to zone j;
- prev\_sent is the previous value sent over the bus:
- prev\_ident is the value of ident of the previous hit.

Similarly, the registers involved for decoding are as follows:

- prev\_received is the previous value received from word;
- $\operatorname{prev}_{off}_{j}$  and  $\operatorname{Pref}_{j}$  (as in the encoding algorithm).

## Working zone encoding

encoder		decoder	
for $1 \le i \le H + M$ do $\triangle_1 = current - Pref_1$ if $\exists \triangle_r$ such that $-n/2 \le \triangle_r \le n/2 - 1$ then offset $= \triangle_r$ Pref_miss = 0 ident = r if offset = prev_off, then word = transition - signaling[one-hot(offset)] Pref_e = current Prev_off, = offset Prev_ident = r if H + 1 \le r \le H + M then pref_e ourrent (1 $\le j \le H$ ) prev_off_j = offset Pref_miss = 1 ident = prev_ident word = current (1 $\le j \le H$ + M) else Pref_mis = Lorrent (1 $\le j \le H$ ) (leave prev_off_ as before) Prev_sent_word	<ul> <li>(1)</li> <li>(2)</li> <li>(3)</li> <li>(2)</li> <li>(2)</li> <li>(4)</li> </ul>	if pref_miss = 0 then xor = prev_received XOR word if xor = 0 then current = Pref <sub>ident</sub> + prev_off <sub>ident</sub> (leave prev_off <sub>ident</sub> as before) else current = Pref <sub>ident</sub> + one-hot-retrieve(xor) prev_off <sub>ident</sub> = one-hot-retrieve(xor) Pref <sub>ident</sub> = current if ident > H then Pref <sub>i</sub> = current, (1 $\leq j \leq H$ ) if xor = 0 then (leave prev_off <sub>j</sub> as before) else current = word Pref <sub>i</sub> = current, (leave prev_off <sub>j</sub> as before) prev_received = word	(2)

(1) Active working zone search; in this work, fully associative

(2) Replacement algorithm; in this work, LRU

(3) ident is don't care; its previous value is sent

(4) prev\_off is not modified since no previous offset is known

#### [Mus98] © 1998 IEEE

High Performance Embedded Computing

# Security-oriented architectures

- A variety of attacks:
  - Typical desktop/server attacks, such as Trojan horses and viruses.
  - Physical access allows side channel attacks.
- Cryptographic instruction sets have been developed for several architectures.
- Embedded systems architecture must add protection for side effects, consider energy consumption.

#### Side channel attack

- Side channels
  - Power dissipation
  - EM radiation
  - Operating times
- Side channel attack
  - Requires a statistical analysis of waveforms (e.g. power traces)

High Performance Embedded Computing

11

#### Smart cards

- Used to identify holder, carry money, etc.
- Self-programmable one-chip microcomputer (SPOM) architecture:
  - Allows processor to change code or data.
  - Memory is divided into two sections.
  - Registers allow program in one section to modify the other section without interfering with the executing program.

#### Secure architectures

- SmartMIPS (MIPS), SecurCore (ARM) offer security extensions, including encryption instructions, memory management, etc.
- SAFE-OPS embeds a watermark (a verifiable identifier) into code using register assignment.
  - If each register is assigned a symbol, then the sequence of register used in a section of code represents the watermark for that code.
  - FPGA accelerator checks the validity of the watermark during execution.

High Performance Embedded Computing

## CPU simulation

- A CPU's simulator means any method of analyzing the behavior of programs on the CPU.
- Performance vs. energy/power simulation.
  - Performance: less detailed but reasonably accurate
  - Power/energy: more accurate
- Temporal accuracy.
  - More detailed -> more accurate timing, slow
- Trace vs. execution.
- Simulation vs. direct execution.

#### Engblom embedded vs. SPEC comparison

- Embedded software has very different characteristics than the SPECInt benchmark set.
- SpecInt95
  - More dynamic data structure
  - More 32-bit variables
- Embedded programs
  - Mostly smaller data
  - More unsigned variables
  - More static and global variables





on of funct

Embedded SpecInt95

n complexity



Different! [Eng99b]

© 1999 ACM Press

High Performance Embedded Computing

Distrib

15

#### Benchmarks for embedded applications

- MediaBench
  - JPEG, MPEGS, GSM speech encoding, G.721 voice compression, PGP cryptography package, Ghostscript
- EEMBC DenBench
  - Embedded microprocessor benchmark consortium
  - Denbench includes
    - MPEG EncodeMark
    - MPEG DecodeMark
    - CrytoMark
    - ImageMark
  - The final score is the geometric mean of four minisuites.



High Performance Embedded Computing

17

#### How to generate a trace

- Hardware: logic analyzer
  - Trace buffer is limited and need to store at execution speed
  - Cannot see internal memory references due to on-chip cache
- A processor emulator
  - Able to observe internal behavior
  - Too slow to generate long traces
- Some CPU has hardware facilities for automatically generating trace information
  - A branch trace: source and/or target address of a branch.
     We can reconstruct the instructions executed within the basic blocks while greatly reducing the trace information.

## How to generate a trace by software

- PC sampling
- Instrumentation instructions
  - The program can be instrumented with additional code that writes trace information to memory or a file.
- Direct execution: emulating architecture
  - Emulate the target machine on the host
  - Used primarily for functional and cache simulation, not for detailed timing.
  - Very fast because much of the simulation runs as native code on the host machine.

High Performance Embedded Computing

19

#### Microarchitecture-modeling simulators

- Varying levels of detail:
  - Instruction scheduler is not cycle-accurate.
  - Cycle timers are cycle-accurate.
- Can simulate for performance or energy/power.
- Typically written in general-purpose programming language (C), not hardware description language (VHDL, Verilog).

## PC sampling

- Example: Unix prof.
- Interrupts are used to sample PC periodically.
  - Must run on the platform.
  - Doesn't provide complete trace.
  - Subject to sampling problems: undersampling, periodicity problems.

High Performance Embedded Computing

# Call graph report



#### Cycle-accurate simulator

- Models the microarchitecture.
  - Simulating one instruction requires executing routines for each pipeline stage.
- Models pipeline state.
  - Microarchitectural registers are exposed to the simulator.
- Somewhat slow



High Performance Embedded Computing

Trace-based vs. execution-based

- Trace-based:
  - Gather trace first, then generate timing information.
  - Basic timing information is simpler to generate.
  - Full timing information may require regenerating information from the original execution.
- Execution-based:
  - Simulator fully executes the instruction.
  - Requires a more complex simulator.
  - Requires explicit knowledge of the microarchitecture, not just instruction execution times.

#### Sources of timing information

- Data book tables:
  - Time of individual instructions.
  - Penalties for various hazards.
- Microarchitecture:
  - Depends from the structure of machine.
  - Derived from execution of the instruction in the microarchitecture.

High Performance Embedded Computing

#### Levels of detail in simulation

- Instruction schedulers:
  - Models availability of microarchitectural resources.
  - May not capture all interactions.
- Cycle timers:
  - Models full microarchitecture.
  - Most accurate, requires exact model of the microarchitecture.



#### Early approaches to power modeling

- Instruction macromodels:
  - $\Box$  ADD = 1  $\mu$ w, JMP = 2  $\mu$ w, etc.
- Data-dependent models:
  - Based on data value statistics.
- Transition-based models.

#### Power simulation

- Model capacitance in the processor.
- Keep track of activity in the processor.
   Requires full simulation.
- Activity determines capacitive charge/discharge, which determines power consumption.

High Performance Embedded Computing

## SimplePower simulator

- Cycle-accurate simulator.
  - □ SimpleScalar-style cycle-accurate simulator.
- Transition-based power analysis.
  - Estimates energy of data path, memory, and busses on every clock cycle.

## RTL power estimation interface

- A power estimator is required for each functional unit modeled in the simulator.
  - Functional interface makes the simulator more modular.
- Power estimator takes same arguments as the performance simulation module.

High Performance Embedded Computing

## Switch capacitance tables

- Model functional units such as ALU, register files, multiplexers, etc.
- Capture technology-dependent capacitance of the unit.
- Two types of model:
  - □ Bit-independent: each bit is independent, model is one bit wide.
  - Bit-dependent: bits interact (as in adder), model must be multiple bits.
- Analytical models used for memories.
- Adder model is built from sub-model for adder slice.

## Wattch power simulator

- Built on top of SimpleScalar.
- Adds parameterized power models for the functional units.

High Performance Embedded Computing

#### Array model

- Analytical model:
  - Decoder.
  - Wordline drive.
  - Bitline discharge.
  - Sense amp output.
- Register file word line capacitance:
  - $\label{eq:constraint} \begin{array}{l} \square \ C_{\text{diff}} \ (\text{word line driver}) + C_{\text{gate}}(\text{cell access})^* n_{\text{bit_lines}} \\ + \ C_{\text{metal}} \ ^* \ \text{Word_line_length} \end{array}$

#### Bus, function unit models

- Bus model based upon length of bus, capacitance of bus lines.
- Models for ALUs, etc. based upon transition models.

High Performance Embedded Computing

35

#### Clock network power model

- Clock is a major power sink in modern designs.
- Major elements of the clock power model:
  - Global clock lines.
  - Global drivers.
  - Loads on the clock network.
- Must handle gated clocks.



## Automated CPU design

- Customize aspects of CPU for application:
  - Instruction set.
  - Memory system.
  - Busses and I/O.
- Tools help design and implement custom CPUs.
- FPGAs make it easier to implement custom CPUs.
- Application-specific instruction processor (ASIP) has custom instruction set.
- Configurable processor is generated by a tool set.

High Performance Embedded Computing

39

#### Types of customization

- New instructions: operations, operands, remove unused instructions.
- Specialized pipelines.
- Specialized memory hierarchy.
- Busses and peripherals.

# Techniques

- Architecture optimization tools help choose the instruction set and microarchitecture.
- Configuration tools implement the microarchitecture (and perhaps compiler).
- Early example: MIMOLA analyzed programs, created microarchitecture and instructions, synthesized logic.

High Performance Embedded Computing 41			
CPU configuration process			
CPU Configuration Data path allocation Controller synthesis Memory system configuration Interrupt system			
generation Bus generation CPU RTL Programming tools			
RTL Synthesis CPU core			

#### Configurable Processors

- ARC
- Tenslica Xtensa
- ASIP Meister
- Toshiba MeP core

High Performance Embedded Computing

#### Tensilica LX2 configuration options



Xtensa LX2 as				
	Conventional CPU or DSP	RTL Alternative		
Configurability	Configure your processor to fit your applica- tion. Get the options you want and not the ones you don't want	Choose from a menu of common, pre-optimized data path elements like multipliers and shifters		
Extensibility	Add application-specific instructions to accelerate the hot spots in your application	Add multi-cycle execution units, registers, regis- ter files, and SIMD units to create the same data path you would in RTL		
Designer-defined I/O interfaces	Use TIE Ports (GPIOs) and Queues (FIFO interfaces) to avoid the bottlenecks of the system bus	Interface to other RTL blocks and processors using direct wires and FIFOs, as you would if you were using RTL		
Lower power	Use application-specific extensions to create a higher performance processor without increasing frequency and power	Fine grained clock gating is automatically gener- ated by the Xtensa Processor Generator. This leads to higher power savings than with EDA- generated clock gating of manually written RTL because clock nets are automatically gated off cycle-by-cycle under program flow execution. No risk of introducing bugs while adding clock gating		
Lower verification effort	Automatic pre-verified RTL generation, including control logic, bypass logic, and data path elements	Only have to verify functional specification of custom instructions and execution units. Significantly lower verification effort than RTL		
Flexibility	Extending processor gives headroom to map more tasks as requirements and standards change, unlike fixed processors that rely on increasing frequency (MHz) to increase capability	Programmability of processor means that multi- ple applications can be mapped to the same SOC, software can be updated as algorithms change, and bugs can be fixed post-silicon		
Faster time to market	Spend less time optimizing software or, on the backend, trying to increase frequency and, instead, just accelerate the application using designer-defined instructions	Lower verification effort and easy scalability by adding more task-optimized processors.		
Smaller core area and memory area	Base processor configuration is less than 20K gates. Also, 24-bit ISA with 16-bit narrow encodings means higher code density than conventional RISC and DSP cores and, thus, smaller memory area.	Create optimized task engines with little or no area overhead for the processor.		

High Performance Embedded Computing

45

## Toshiba MePcore

- Optimized for media processing and streaming application
- MeP core + Extension units
- UCI unit (1 cycle)
- DSP unit (multicycle)
- Co-processor (VLIW)
- DMA controller for streaming



## LISA EDGE

- A tool platform for embedded processor design from Coware
- LISA 2.0 architecture description language (ADL)
- Employs the CoSy system from ACE on compiler side.
- CGD (code generator description) in CoSy
  - A specification of target processor resources like registers and functional units
  - A description of mapping rules, specifying how C/C++ language constructs map to a block of assembly instructions
  - A scheduler table that captures instruction latencies as well as instruction resource occupation on a cycle-by-cycle basis.

High Performance Embedded Computing



Profiling Data,

Execution Speed

Figure 2. LISATek EDGE based ASIP design flow

Chip Size, Clock Speed,

Power Consumption

# CoSy

- Requires a CGD as well as some further information like function calling conventions, or the C data type sizes and memory alignment.
- LISA based C compiler generator can be coarsely viewed as a LISA-to-CGD translator.
- This translation is difficult because of the semantic gap between the compiler's high-level model of the target machine and the detailed ADL model that captures cycle and bit-true behavior of the machine operation.

High Performance Embedded Computing



# LISATek EDGE



#### Figure 3. Generated CoSy compiler structure

# LISA language

```
RESOURCE {
                                                               OPERATION COMPARE_IMM {
      PROGRAM_COUNTER int PC;
                                                                      DECLARE { LABEL index; GROUP src1, dest = {register}; }
                                                                      CODING {0b10011 index = 0bx[5] src1 dest }
SYNTAX { "CMP" src1-"," index-"," dest }
SEMANTICS { CMP (dest,src1,index) }
      REGISTER signed int R[0..7];
     DATA_MEMORY signed int RAM[0..255];
     PROGRAM_MEMORY unsigned int ROM[0..255];
     PIPELINE ppu_pipe = {FI; ID; EX; WB};
                                                               }
     PIPELINE_REGISTER IN ppu_pipe {
                                                               OPERATION register {
           bit[6] Opcode; short operandA; short operandB;
                                                                       DECLARE { LABEL index; }
     };
                                                                       CODING { index = 0bx[4] }
}
                                                                       EXPRESSION { R[index] }
Memory model
                                                               }
                                                               Instruction set model
RESOURCE {
      REGISTER unsigned int R([0..7])6;
                                                               OPERATION ADD {
      DATA_MEMORY signed int RAM([0..15]);
};
                                                                     DECLARE { GROUP src1, src2, dest = {register}; }
                                                                     CODING { Ob10010 src1 src2 dest }
                                                                     BEHAVIOR { dest = src1 + src2; saturate(&dest); }
OPERATION NEG_RM {
                                                               };
       BEHAVIOR USES (IN R[] OUT RAM[];) {
                                                               Behavioral model
            RAM[address] = (-1) * R[index];
        }
}
                                                                                             [Hof01] © 2001 IEEE
Resource model
```

High Performance Embedded Computing

51

## PEAS-III

- Synthesis driven by:
  - 1. Architectural parameters such as number of pipeline stages.
  - 2. Declaration of function units.
  - 3. Instruction format definitions.
  - 4. Interrupt conditions and timing.
  - 5. Micro-operations for instructions and interrupts.
- Generates both simulation and synthesis models in VHDL.



A single pipeline stage

#### Instruction set synthesis

- Generate a set of candidate instructions from application program, other requirements.
- Sun et al. analyzed design space for simple BYTESWAP() program.



High Performance Embedded Computing

## Holmer and Despain

- Viewing instruction set design as an optimization problem
- 1% rule---don't add instruction unless it improves performance by 1%.
- Objective function (C = # cycles, I = # instruction types, S = # instructions in program):
  - 100 In C + I : optimizing execution time
  - 100 In C + 20 In S + I : optimizing execution time and code size
- They used microcode compaction algorithms to find instructions.