

Lecture 11:

RIE of Silicon - Poly-silicon and Bulk-silicon-

Dong-il "Dan" Cho

School of Electrical Engineering and Computer Science, Seoul
National University


Nano/Micro Systems & Controls Laboratory

Email: dicho@snu.ac.kr


URL: <http://nml.snu.ac.kr>

RIE in Thin Film Etching (1)


- Thin poly silicon etch in surface micromachining
 - Usually, photo resist is used for etch mask material




(a) Oxide/nitride deposition, **polysilicon deposition & patterning (RIE is performed)**



(b) Nitride deposition, sacrificial oxide deposition



(c) Anchor patterning, **polysilicon deposition & patterning (RIE is performed)**



(d) Sacrificial wet etch in HF




Dong-il "Dan" Cho


This material is intended for students in 4541.844 class in the Spring of 2009. Any other usage and possession is in violation of copyright laws

Nano/Micro Systems & Controls Lab.

RIE in Thin Film Etching (2)



Detailed view of the multi-level polysilicon that are a critical part of a microengine



Detailed view of polysilicon beam with PR mask after RIE




Dong-il "Dan" Cho

This material is intended for students in 4541.844 class in the Spring of 2009. Any other usage and possession is in violation of copyright laws

Nano/Micro Systems & Controls Lab.

RIE in Bulk Etching (1)

- Thick polysilicon, epipoly silicon, and bulk silicon etch
 - Selectively remove significant amounts of silicon from a substrate
 - Maximum etch thickness is several hundred micro meters.
 - Usually, oxide hard mask and photo resist are used for etch mask material(When etch thickness is less than 10 μm , photo resist is used)




Dong-il "Dan" Cho


This material is intended for students in 4541.844 class in the Spring of 2009. Any other usage and possession is in violation of copyright laws

Nano/Micro Systems & Controls Lab.

RIE in Bulk Etching(2)



DRIE for through wafer holes
(400 μm deep 50x50 μm² holes)



6 μm beam poly etch (before resist strip).




Dong-il "Dan" Cho

This material is intended for students in 4541.844 class in the Spring of 2009. Any other usage and possession is in violation of copyright laws

Nano/Micro Systems & Controls Lab.

RIE Principles (1)

- RIE: **R**eactive **I**on **E**tching
- Process in which chemical etching is accompanied by ionic bombardment
- Combination of physical and chemical etching
- Faster and simpler etching in a few cases
- Anisotropic etching



Typical parallel-plate reactive ion etching system




Dong-il "Dan" Cho

Nano/Micro Systems & Controls Lab.

This material is intended for students in 4541.844 class in the Spring of 2009. Any other usage and possession is in violation of copyright laws

RIE Principles (2)

- Basic steps in a plasma etching process




Dong-il "Dan" Cho

This material is intended for students in 4541.844 class in the Spring of 2009. Any other usage and possession is in violation of copyright laws

Nano/Micro Systems & Controls Lab.

RIE Principles (3)

- Typical reactions and species present in a plasma used for plasma etching
- Typically there are about 10^{15} cm^{-3} neutral species (1 to 10% of which may be free radicals) and 10^8 - 10^{12} cm^{-3} ions and electrons.



RIE Principles (4)

| | Plasma Etching | | Reactive Etching | | Physical Etching | |
|----------------------|----------------------|---------------------------------|--------------------------------|-----------------------------|--------------------------------|-----------------------------|
| | Barrel Reactor | Planar Reactor | Ion | Ion Beam | Sputtering | Ion Beam Milling |
| Substrate Location | Surrounded by plasma | On grounded electrode in Plasma | On powered electrode in plasma | In beam, remote from plasma | On powered electrode in plasma | In beam, remote from plasma |
| Pressure (torr) | $10^{-1} \sim 1$ | $10^{-1} \sim 1$ | $10^{-2} \sim 10^{-1}$ | $10^{-4} \sim 10^{-3}$ | $10^{-5} \sim 10^{-3}$ | 10^{-4} |
| Ion energy(eV) | 0 | 1 ~ 100 | 100 ~ 1000 | 100 ~ 1000 | 100 ~ 1000 | 100 ~ 1000 |
| Active Species | Atoms, Radicals | Atoms, radicals, reactive ions | Radicals, reactive ions | Reactive ions | Ar ⁺ ions | Ar ⁺ ions |
| Products | Volatile | Volatile | Volatile | Volatile | Nonvolatile | Nonvolatile |
| Mechanism | Chemical | Chemical/ Chemical-Physical | Chemical/ Physical | Chemical/ Physical | Physical | Physical |
| Etch Profile | Isotropic | Isotropic/ Anisotropic | Isotropic/ Anisotropic | Anisotropic | Anisotropic | Anisotropic |
| Selectivity | 30 : 1 – 10 : 1 | 10 : 1 – 5 : 1 | 30 : 1 – 5 : 1 | 10 : 1 – 3 : 1 | 1 : 1 | 1 : 1 |
| Resist Compatibility | Excellent | Excellent | Good | Good | Poor | Poor |
| Device Damage | Little | Little | Some possible | Some possible | Very possible | Very possible |
| Etch Rate (um/min) | 0.1 ~ 0.5 | 0.1 ~ 0.5 | 0.05 ~ 0.1 | 0.05 ~ 0.1 | 0.02 ~ 0.05 | 0.02 ~ 0.05 |
| Resolution (um/min) | 3 | 2 | 1 ~ 2 | 1 ~ 2 | 0.5 ~ 1 | 0.5 ~ 1 |

Ref: J. D. Lee, "Silicon Integrated Circuit microfabrication technology," 2nd edition




Dong-il "Dan" Cho

Nano/Micro Systems & Controls Lab.

This material is intended for students in 4541.844 class in the Spring of 2009. Any other usage and possession is in violation of copyright laws

Basic Method of RIE (1)

- Chemical
 - Thermalized neutral radicals chemically combine with substrate material forming volatile products
 - Isotropic
 - Pure Chemical Reaction
 - High Pressure
 - Batch Wafer Type
 - Less Electrical Damage




Dong-il "Dan" Cho

This material is intended for students in 4541.844 class in the Spring of 2009. Any other usage and possession is in violation of copyright laws

Nano/Micro Systems & Controls Lab.


Basic Method of RIE (2)

- Sputtering
 - The ion energy mechanically ejects substrate material
 - Anisotropic
 - By Purely Physical Process
 - High Directionality
 - Low Pressure: long mean free path
 - Single Wafer Type
 - Low Etch rate



Basic Method of RIE (3)

- Energetic Ion Enhanced
 - Ion bombardment enhances or promotes the reaction between an active species and the substrate material
 - Damage Enhanced Chemical Reactivity
 - Chemical Sputtering
 - Chemically Enhanced
 - Physical Sputtering
 - Ion Reaction




Dong-il "Dan" Cho

This material is intended for students in 4541.844 class in the Spring of 2009. Any other usage and possession is in violation of copyright laws


Nano/Micro Systems & Controls Lab.

Basic Method of RIE (4)

- Protective Ion Enhanced
 - An inhibitor film coats the surface forming a protective barrier which excludes the neutral etchant
 - Sidewall passivation
 - Stopping lateral attack by neutral radical
 - Ion directionality
 - Involatile polymer film
 - Additive film former (N₂, HBr, BCl₃, CH₃F)



Summary of RIE Mechanisms and Systems



Sidewall-inhibitor deposition

- Sources: etch byproducts, mask erosion, inlet gases
- Removed on horizontal surfaces by ion bombardment
- A possible mechanism in ion enhanced etching

Ion-enhanced etching

- Needs both ions and reactive neutrals
- May be due to enhanced etch reaction or removal of etch by product or inhibitor
- Anisotropic, selective




Dong-il "Dan" Cho

This material is intended for students in 4541.844 class in the Spring of 2009. Any other usage and possession is in violation of copyright laws

Nano/Micro Systems & Controls Lab.

Characterization of RIE Performance

- Etch performance valuation
 - Etch rate
 - Anisotropy (define as $1-A/H$)
 - Selectivity to mask material
 - Micro-loading effect (RIE lag)
 - Macro-loading effect (dark field or bright field)
 - Etch uniformity
 - Surface quality




Dong-il "Dan" Cho

This material is intended for students in 4541.844 class in the Spring of 2009. Any other usage and possession is in violation of copyright laws


Nano/Micro Systems & Controls Lab.

Plasma Etch & RIE & MERIE




Plasma Etch

- Plasma Sheath Potential: low
- Ion Bombardment: weak
- Chemical Reaction: dominant
- Etch Selectivity: high
- Isotropic Etching



Conventional RIE

- Plasma Sheath Potential : high
- Strong Ion Bombardment plus Chemical Reaction
- high etch rate
- Anisotropic Etching



MERIE

(Magnetically Enhanced RIE)

- Magnetic Field Parallel to Cathode
- Secondary Electron confined near Cathode
- increasing ionization
- higher etch rate




Dong-il "Dan" Cho

This material is intended for students in 4541.844 class in the Spring of 2009. Any other usage and possession is in violation of copyright laws

Nano/Micro Systems & Controls Lab.

Schematic of ICP(Inductively Coupled Plasma)



- Low pressure(< 5 mTorr) and low temperature(-50°C ~+50°C) etching
- Independent power control and high density plasma ($\sim 10^{12}$)
- Improved Plasma Uniformity



Dong-il "Dan" Cho

This material is intended for students in 4541.844 class in the Spring of 2009. Any other usage and possession is in violation of copyright laws

Nano/Micro Systems & Controls Lab.

Mask Materials for RIE

- Etch mask
 - PR (Photo Resist), Hard mask (SiO_2 , Al) is used
 - Selectivity
 - = etch rate of etching material / etch rate of mask
 - Usually, standard PR (for CMOS) is not adequate for O_2 plasma etch → hard mask required

 - Selectivity of silicon:AZ1512
 - Cl based etch (physical etch): <2
 - F based etch (chemical etch): < 10
(if O_2 gas is inserted the chamber the selectivity would be lower than 10)



Reaction in RIE Process (1)

- Reactants
 - Cl-based (Cl_2 , BCl_3)
 - Sputtering or ion-enhanced etch mechanism
 - High anisotropy
 - Low selectivity
 - F-based (SF_6)
 - Chemical etch mechanism
 - High selectivity
 - High etch rate
 - Isotropic etching
 - Br-based (HBr , Br_2)
 - Good anisotropy
 - Sidewall passivation: SiBr_x ($x < 4$)
 - Good selectivity to oxide



Reaction in RIE Process (2)

- An example of RIE mechanisms (Cl based)

Ion and electron formation




Etchant formation




Adsorption of etchant on the substrate



Reaction on surface




Product desorption



Reaction in RIE Process (3)

- An example of RIE mechanisms (F based Si etch)




Dong-il "Dan" Cho

This material is intended for students in 4541.844 class in the Spring of 2009. Any other usage and possession is in violation of copyright laws

Nano/Micro Systems & Controls Lab.

Reaction in RIE Process (4)

- An example of RIE mechanisms (Br based Si etch)



- Small amount O_2 for sidewall passivation
- A little NF_3 for preventing black silicon
- Endpoint by time



CCP: BCl₃ Recipe and Example (1)

- System: Drytek DRIE-284
- Process parameter


| | | Step 1 | Step 2 | Step 3 |
|----------|------------------|----------|----------|----------|
| Power | | 200 W | 300 W | 475 W |
| Pressure | | 20 mTorr | 20 mTorr | 40 mTorr |
| Time | | 1 min | 1 min | 10 min |
| Gas | Cl ₂ | 0 sccm | 2 sccm | 50 sccm |
| | BCl ₃ | 14 sccm | 14 sccm | 5 sccm |
| | N ₂ | 7 sccm | 7 sccm | 0 sccm |

- Etch rate: 850 nm/min
- Selectivity: 8.5:1 for oxide hard mask



CCP: BCl_3 Recipe and Example (2)

- Fabrication example (proportional amplifier)



Dong-il "Dan" Cho

Nano/Micro Systems & Controls Lab.

This material is intended for students in 4541.844 class in the Spring of 2009. Any other usage and possession is in violation of copyright laws

CCP: SF₆ Recipe and Example (1)

- System: Drytek DRIE-284
- Process parameter



| | |
|-----------------|-----------|
| Power | 150 W |
| Pressure | 150 mTorr |
| SF ₆ | 30 sccm |
| O ₂ | 10 sccm |

- Etch rate: 4.2 um/min
- Selectivity: 14.2:1 for oxide hard mask



CCP: SF₆ Recipe and Example (2)

- Fabrication example (vortex amplifier)



Dong-il "Dan" Cho

This material is intended for students in 4541.844 class in the Spring of 2009. Any other usage and possession is in violation of copyright laws

Nano/Micro Systems & Controls Lab.

CCP: Poly-Si Etch Test (1)


- System: Drytek DRIE-284
- Process parameter

| | |
|-----------------|----------------|
| Power | 300 W |
| Pressure | 75 ~ 250 mTorr |
| Cl ₂ | 58 sccm |
| He ₂ | 100 sccm |




CCP: Poly-Si Etch Test (2)


- Test results




100 mTorr




150 mTorr



200 mTorr



250 mTorr



Etch anisotropy as a function of pressure

Ref: S. Lee, et. al., *IOP JMM*, vol. 8, pp. 330-337, 1998.



Dong-il "Dan" Cho

This material is intended for students in 4541.844 class in the Spring of 2009. Any other usage and possession is in violation of copyright laws

Nano/Micro Systems & Controls Lab.


ICP: Poly-Si Etch Recipe of ISRC (1)

- System: STS ICP poly Etcher
- Process parameter (Br based etch)


| | | Step 1 (native oxide etch) | Step 2 (poly-Si etch) |
|-------------|-----------------|-------------------------------|--------------------------|
| Power | Coil | 600 W | 900 W |
| | Platen | 100 W | 50 W |
| Pressure | | 2 mTorr | 2 mTorr |
| Time | | 15 sec | 60 sec |
| Temperature | | 20 °C | 20 °C |
| Gas | Cl ₂ | 20 sccm | 0 sccm |
| | HBr | 0 sccm | 20 sccm |
| | O ₂ | 0 sccm | 1 sccm |




ICP: Poly-Si Etch Recipe of ISRC (2)



Line width: 2 um



Line width: 1.5 um



Line width: 0.55 um

- Etch rate of poly-Si: 0.3 um/min
- Selectivity to PR: 3:1
- Selectivity to oxide: 100:1
- Etch profile: 88 ° to 90 °



Dong-il "Dan" Cho

This material is intended for students in 4541.844 class in the Spring of 2009. Any other usage and possession is in violation of copyright laws

Nano/Micro Systems & Controls Lab.

ICP RIE System in ISRC (1)

- STS ICP poly Etcher (in CMOS area)
 - Plasma source type: ICP (inductively coupled plasma)
 - Main feed gas :HBr, Cl₂, Ar, SF₆, O₂, He₄
 - Main power: 13.56 MHz – 1000 W
 - Bias power: 13.56 MHz - 30/300 W



Dong-il "Dan" Cho

Nano/Micro Systems & Controls Lab.

This material is intended for students in 4541.844 class in the Spring of 2009. Any other usage and possession is in violation of copyright laws

ICP RIE System in ISRC (2)

- STS ICP poly etcher for MEMS
 - Plasma source type: ICP (inductively coupled plasma)
 - Pump
 - Dry pump : Edwards iH80 800 ℓ /m
 - Turbo pump Leybold MAG 1500 CT 1000 ℓ /sec
 - RF generator
 - ENI ACG-10B 1000 W, 13.56 MHz
 - ENI ACG-3B 300 W, 13.56 MHz
 - Gas
 - HBr – 50 sccm
 - Cl₂ – 20 sccm
 - O₂ – 20 sccm
 - Ar – 50 sccm



Dong-il "Dan" Cho

This material is intended for students in 4541.844 class in the Spring of 2009. Any other usage and possession is in violation of copyright laws

Nano/Micro Systems & Controls Lab.

Various Gas for Poly-Si Etching

| Gas | Reactor Type | Pressure (torr) | Etch Rate ($\mu\text{m}/\text{min}$) | Etch Selectivity | Comments |
|---|--------------|-----------------|--|---|--|
| $\text{CCl}_4/\text{Argon}$ | Planar | .4 | .02(Undoped) | Poly Si : SiO_2 15:1 | - |
| $\text{SiF}_4(50\%)/\text{Argon}(50\%)$ | Planar | .2 | .4(Undoped) | Poly Si : SiO_2 25:1 | - |
| CF_4/O_2 | Barrel | .2 | .05 ~ .1(Undoped) | Poly Si : Si_3N_4 : SiO_2 25 : 2.5: 1 | - |
| $\text{CF}_4/\text{O}_2(4\%)$ | Planar | .4 | .057(Phos doped) | Poly Si : SiO_2 10:1 | - |
| C_2ClF_3 | Planar | .225 | .05(Phos doped) | Poly Si : SiO_2 3.5 :1 | - |
| $\text{CF}_4(92\%)/\text{O}_2(8\%)$ | Planar | .35 | .115(Phos doped) .105(Phos doped) | Poly Si : SiO_2 10:1 Poly Si : SiO_2 9:1 | Isotropic |
| $\text{C}_2\text{F}_4(50\%)/\text{CF}_3\text{Cl}(50\%)$ | Planar | .4 | .159(Phos doped) .098(Undoped) | Poly Si : SiO_2 8:1 Poly Si : SiO_2 5:1 | Isotropic |
| $\text{C}_2\text{F}_4(81\%)/\text{CF}_3\text{Cl}(19\%)$ | Planar | .4 | .082(Phos doped) .070(Undoped) | Poly Si : SiO_2 5:1 Poly Si : SiO_2 4:1 | Anisotropic |
| $\text{C}_2\text{F}_4(92\%)/\text{Cl}_2(8\%)$ | Planar | .35 | .057(Phos doped) .050(Undoped) | Poly Si : SiO_2 6:1 Poly Si : SiO_2 5:1 | Anisotropic |
| CF_3Cl | Planar | .35 | .08(Phos doped) .03(Undoped) | Poly Si : SiO_2 13:1 Poly Si : SiO_2 6:1 | Intermediate between Isotropic and Anisotropic |

Ref: J. D. Lee, "Silicon Integrated Circuit microfabrication technology," 2nd edition




Dong-il "Dan" Cho

Nano/Micro Systems & Controls Lab.

This material is intended for students in 4541.844 class in the Spring of 2009. Any other usage and possession is in violation of copyright laws

Deep Reactive Ion Etching (1)

- Uses high density plasma to alternatively etch silicon and deposit etch resistant polymer on sidewall
 - Unconstrained geometry 90° side walls
 - High aspect ratio 1:30
 - Easily masked (PR, SiO₂)
- Bosch process: sidewall passivation → etch → sidewall passivation → etch ...



Dong-il "Dan" Cho

This material is intended for students in 4541.844 class in the Spring of 2009. Any other usage and possession is in violation of copyright laws

Nano/Micro Systems & Controls Lab.


Deep Reactive Ion Etching (2)

- Characteristics of the Deep RIE process
 - SF₆ flow: 30 ~ 150 sccm
 - C₄F₈ flow: 20 ~ 100 sccm
 - Etch cycle: 5 ~ 15 sec
 - Deposition cycle: 5 ~ 12 sec
 - Pressure: 0.25 ~ 10 Pa
 - Temperature: 20 ~ 80 °C
 - Etch rate: 1.5 ~ 4 um/min
 - Selectivity to resist mask: more than 75:1
 - Selectivity to oxide mask: more than 150:1
 - Sidewall angle: 90° ±2
 - Etch depth capability: up to 500 um





Deep Reactive Ion Etching (3)

- Fence (levee) structure and trench (furrow) structure have different etch side wall profile



Deep Reactive Ion Etching (4)

- Characteristics of Bosch process
 - Scalloping
 - Under cut




Dong-il "Dan" Cho

This material is intended for students in 4541.844 class in the Spring of 2009. Any other usage and possession is in violation of copyright laws


Nano/Micro Systems & Controls Lab.

Deep RIE Example (1)


- Fabrication example (deep trench)



350 μ m-depth



100 μ m-depth



80 μ m-depth, 4.5 μ m space width, 2 μ m line width




Dong-il "Dan" Cho

This material is intended for students in 4541.844 class in the Spring of 2009. Any other usage and possession is in violation of copyright laws

Nano/Micro Systems & Controls Lab.

Deep RIE Example (2)

- Fabrication example (IMU device)



Gyroscope



Accelerometer (170 μm-depth)





Dong-il "Dan" Cho

This material is intended for students in 4541.844 class in the Spring of 2009. Any other usage and possession is in violation of copyright laws

Nano/Micro Systems & Controls Lab.

RIE Lag in Deep RIE Process

- RIE lag (microloading effect)
 - Etch rate of a wafer with a larger open area is different from the wafer with a smaller open area
 - Smaller hole has a lower etch rate than the larger holes
 - Etchants are more difficult to pass through the smaller hole
 - Etch byproducts are harder to diffuse out
 - Lower pressure can minimize the effect.



Plasma-Therm, SLR-7701-10R-B data




Dong-il "Dan" Cho

This material is intended for students in 4541.844 class in the Spring of 2009. Any other usage and possession is in violation of copyright laws

Nano/Micro Systems & Controls Lab.

Footings in Deep RIE Process (1)

- Footing




Dong-il "Dan" Cho

Nano/Micro Systems & Controls Lab.

This material is intended for students in 4541.844 class in the Spring of 2009. Any other usage and possession is in violation of copyright laws

Footing in Deep RIE Process (2)

- Footing formation
 - There is notching at the foot of the silicon trench in a conventional deep RIE of SOI substrate due to charge accumulation at the base of the trench.




Dong-il "Dan" Cho

This material is intended for students in 4541.844 class in the Spring of 2009. Any other usage and possession is in violation of copyright laws


Nano/Micro Systems & Controls Lab.

Footings in Deep RIE Process (3)

- Footing SEM pictures



Notching



Fragments




Dong-il "Dan" Cho

This material is intended for students in 4541.844 class in the Spring of 2009. Any other usage and possession is in violation of copyright laws


Nano/Micro Systems & Controls Lab.

Reducing Footing Phenomenon in SOI Process

- Deep RIE with SOI kit (Surface Technology Systems, STS)
 - A conventional approach to reduce footing (notching) is to increase the passivation during the overetch
 - This increase process time and is only practical for similar feature sizes with short overetch time
 - **The SOI kit on the system controls the charging and hence broadens the process window significantly with out increased passivation**



Deep etched trench in 20 um SOI layer with good profile and notch control (8 um gap)



Isolated 10 um line features deep etched in a 20 um SOI layer with notch control (8 um gap centre, 500 um gap either side)




Dong-il "Dan" Cho

This material is intended for students in 4541.844 class in the Spring of 2009. Any other usage and possession is in violation of copyright laws



Nano/Micro Systems & Controls Lab.

Reducing Footing Phenomenon in SOG Process

- Prevention method of a notching caused by surface charging
 - To prevent silicon from a notching in deep RIE process by introducing a self-aligned metal interlayer to a silicon/glass bonded fixture.
 - A metal interlayer prevents a charge buildup at the bottom of a silicon trench, therefore silicon structures do not suffer from charge-induced local damage.



An automatically aligned metal interlayer prevents silicon from notching by fast charge relaxation.



Test result for a simple trench: a 5 μm width silicon trench processed (Left picture) without a self-aligned metal interlayer (Right picture) with a self-aligned metal interlayer.




Dong-il "Dan" Cho

This material is intended for students in 4541.844 class in the Spring of 2009. Any other usage and possession is in violation of copyright laws


Nano/Micro Systems & Controls Lab.

Latest Deep RIE in ALCATEL


- AMS 4200 for volume production cluster platform
 - Each process module is fitted with an Alcatel patented high-density ICP type plasma source.
 - The source is fixed on top of a diffusion chamber surrounded by a number of permanent magnets.
 - Achievements of the DRIE:
 - Profile control
 - High mask selectivity: >300:1
 - Super High Aspect Ratio: >100:1



+ a range of combinations



A wide variety of basic profiles



Alcatel patented SHARP (Super High Aspect Ratio Process) allows an increase of the aspect ratio up to 110




Dong-il "Dan" Cho

This material is intended for students in 4541.844 class in the Spring of 2009. Any other usage and possession is in violation of copyright laws

Nano/Micro Systems & Controls Lab.

Latest Deep RIE in STS

- STS' Pegasus Systems
 - The Power Handling capability is improved
 - Improved Etch Rates
 - The plasma generation area is larger
 - Improved Etch Rates
 - Enhanced Etch Uniformity
 - Produces a neutral high radical density in the centre of the wafer and a uniform ion density across the whole wafer surface
 - Enhanced Etch Depth Uniformity
 - Improved Feature profile control
 - The STS Pegasus system offer full compatibility with CMOS fabs and foundries
 - No Electrostatic Damage
 - Excellent Particle Control
 - Low Ionic / Metal Contamination



ER 9.91 μ m/min
Profile 91.65 deg
Selectivity:PR 117:1



Dong-il "Dan" Cho

This material is intended for students in 4541.844 class in the Spring of 2009. Any other usage and possession is in violation of copyright laws

Nano/Micro Systems & Controls Lab.

Deep RIE I in ISRC (1)

- ICP deep silicon RIE (in MEMS area, for 4 inch wafer)
- Plasma-Therm, SLR-7701-10R-B
- Plasma source type: ICP (inductively coupled plasma)
- High aspect ratio up to 20~30
- Feature
 - 2 kW, ICP source and 500W bias power
 - gas line: C_4F_8 , SF_6 , Ar, O_2 , NF_3 , C_2F_6

| | | Deposition | Etch A | Etch B |
|------------------|--------------|------------|--------|--------|
| Time (sec) | | 5 | 3 | 5 |
| Gas (sccm) | C_4F_8 | 100 | 0.5 | 0.5 |
| | SF_6 | 0.5 | 50 | 100 |
| | Ar | 30 | 30 | 30 |
| Power (W) | RF1 (bias) | 1 | 13 | 13 |
| | RF2 (source) | 825 | 825 | 825 |
| Pressure (mTorr) | | 22 | 23 | 23 |



Dong-il "Dan" Cho

Nano/Micro Systems & Controls Lab.


This material is intended for students in 4541.844 class in the Spring of 2009. Any other usage and possession is in violation of copyright laws

Deep RIE I in ISRC (2)

- Etch rate: 2.35 $\mu\text{m}/\text{min}$ (at 500 μm opening)
- Under cut at the top of 4 μm line & space: 0.4 μm
- RIE lag (2 $\mu\text{m}/4 \mu\text{m}$): 24 % etch rate difference
- Selectivity to resist mask: 75:1
- Selectivity to oxide mask: 199:1
- Sidewall profile (levee): 88.5 $^\circ$
- Sidewall profile (furrow): 90 $^\circ$
- Etch depth capability: up to 500 μm



Deep RIE I in ISRC (3)



Dong-il "Dan" Cho

This material is intended for students in 4541.844 class in the Spring of 2009. Any other usage and possession is in violation of copyright laws

Nano/Micro Systems & Controls Lab.

Deep RIE II in ISRC (1)

- ICP deep silicon RIE II (in MEMS area, for 6 inch wafer)
- OERLIKON, Versaline
- Plasma source type: ICP (inductively coupled plasma)
- High aspect ratio up to 20~30
- Pump
 - Dry pump : Alcatel ADP122P 1,500ℓ/min
 - Turbo pump : Edwards STP-A1303CV 900ℓ/sec
- RF generator
 - PM, Coil : 2500W 2MHz)
 - Electrode : 600W, 13.56MHZ

| | | Deposition | Etch A | Etch B |
|------------------|-------------------------------|------------|--------|--------|
| Time (sec) | | 2 | 1.5 | 1 |
| Gas (sccm) | C ₄ F ₈ | 150 | 0 | 0 |
| | SF ₆ | 0 | 250 | 250 |
| | Ar | 30 | 30 | 30 |
| Power (W) | RF1 (ICP) | 2000 | 2000 | 2500 |
| | RF2 (source) | 10 | 150 | 10 |
| Pressure (mTorr) | | 25 | 40 | 70 |





Dong-il "Dan" Cho

Nano/Micro Systems & Controls Lab.

This material is intended for students in 4541.844 class in the Spring of 2009. Any other usage and possession is in violation of copyright laws

Deep RIE II in ISRC (2)

- Process parameter of High Rate 2 um recipe
 - Etch rate: 4 um/min
 - Aspect ratio: 25
 - Selectivity to resist mask: > 100:1
 - Selectivity to oxide mask: > 200:1
 - Uniformity: 1.2%
 - Verticality: $90^\circ \pm 1$
 - Undercut: 150 nm
 - Scallop pitch: 160 nm
 - Scallop depth: 50 nm




Dong-il "Dan" Cho

This material is intended for students in 4541.844 class in the Spring of 2009. Any other usage and possession is in violation of copyright laws

Nano/Micro Systems & Controls Lab.

Deep RIE II in ISRC (3)

- Process results using 'SNU High Etch Rate 2 um' recipe




Dong-il "Dan" Cho

This material is intended for students in 4541.844 class in the Spring of 2009. Any other usage and possession is in violation of copyright laws


Nano/Micro Systems & Controls Lab.

Deep RIE II in ISRC (4)

- Process results using 'SNU SOI' recipe
 - Anti-footing recipe for SOI process



5 um line width



20 um line width



Dong-il "Dan" Cho

This material is intended for students in 4541.844 class in the Spring of 2009. Any other usage and possession is in violation of copyright laws

Nano/Micro Systems & Controls Lab.

Reference

1. K.A. Shaw, Z.L. Zhang, and N.C. MacDonald, "SCREAM I: a single mask, single-crystal silicon, reactive ion etching process for microelectromechanical systems," *Sensors and Actuators A*, vol. 40, pp. 63-70, 1994
2. T. Kim, C. Cho, and D. Cho, "A Three-dimensionally silicon-micromachined fluidic device," *IOP J. of Micromechanics and Microengineering*, vol. 8, no. 1, pp. 7-16, March 1998.
3. C. Cho, J. Kim, and D. Cho, "A Large-force fluidic device micromachined in silicon," *IOP J. of Micromechanics and Microengineering*, vol. 8, no. 3, pp.195-199, Sept. 1998.
4. J.K. Bhadwaj and H. Ashraf, "Advanced silicon etching using high density plasmas," *Proc. SPIE Micromachining and Microfabrication Process Technology*, Oct. 1995, Austin, Texas, vol. 2639, pp. 224-229.
5. Matt Wasilik, "Low Frequency Deep Reactive Ion Etching For SOI Processing," Berkeley Sensor & Acuator Center
6. Lee, S., Cho, C., Kim, J., Park, S., Yi, S., Kim, J., and Cho, D., "The Effects of Post-deposition Processes on Polysilicon Young's Modulus", *IOP Journal of Micromechanics and Microengineering*, vol. 8, no. 4, pp. 330-337, Dec. 1998



Reference

7. S. Park, "Plasma-Therm Deep Silicon Etcher 공정개발 결과," Nov. 1999
8. Marc J. Madou, "Fundamentals of MICROFABICATION," 2nd edition
9. J. D. Lee, "Silicon Integrated Circuit microfabrication technology," 2nd edition



RIE Principles (2)

- Basic steps in a plasma etching process

