

# IP Lookup: Some subtle concurrency issues


Arvind  
Computer Science & Artificial Intelligence Lab  
Massachusetts Institute of Technology

September 24, 2009

<http://csg.csail.mit.edu/korea>

L08-1

## IP Lookup block in a router



- ◆ A packet is routed based on the "Longest Prefix Match" (LPM) of its IP address with entries in a routing table
- ◆ Line rate and the order of arrival must be maintained

September 24, 2009


<http://csg.csail.mit.edu/korea>

L08-2

# Sparse tree representation

|             |   |
|-------------|---|
| 7.14.*.*    | A |
| 7.14.7.3    | B |
| 10.18.200.* | C |
| 10.18.200.5 | D |
| 5.*.*.*     | E |
| *           | F |

| IP address  | Result | M Ref |
|-------------|--------|-------|
| 7.13.7.3    | F      | 2     |
| 10.18.201.5 | F      | 3     |
| 7.14.7.2    |        |       |
| 5.13.7.2    | E      | 1     |
| 10.18.200.7 | C      | 4     |




In this lecture:  
 Level 1: 16 bits  
 Level 2: 8 bits  
 Level 3: 8 bits  
 ⇒ 1 to 3 memory accesses

# "C" version of LPM

```

int
lpm (IPA ipa)
/* 3 memory lookups */
{ int p;
  /* Level 1: 16 bits */
  p = RAM [ipa[31:16]];
  if (isLeaf(p)) return value(p);
  /* Level 2: 8 bits */
  p = RAM [ptr(p) + ipa [15:8]];
  if (isLeaf(p)) return value(p);
  /* Level 3: 8 bits */
  p = RAM [ptr(p) + ipa [7:0]];
  return value(p);
  /* must be a leaf */
}
    
```



Not obvious from the C code how to deal with  
 - memory latency  
 - pipelining

Memory latency ~30ns to 40ns  
 Must process a packet every 1/15 μs or 67 ns  
 Must sustain 3 memory dependent lookups in 67 ns


## Longest Prefix Match for IP lookup: 3 possible implementation architectures

Rigid pipeline




Inefficient memory usage but simple design

Linear pipeline



Efficient memory usage through memory port replicator

Circular pipeline




Efficient memory with most complex control

Arvind, Nikhil, Rosenband & Dave ICCAD 2004

L08-5

## Circular pipeline



The fifo holds the request while the memory access is in progress

The architecture has been simplified for the sake of the lecture. Otherwise, a "completion buffer" has to be added at the exit to make sure that packets leave in order.

*Next lecture*

September 24, 2009


<http://csg.csail.mit.edu/korea>

L08-6

# FIFO

```

interface FIFO#(type t);
  method Action enq(t x); // enqueue an item
  method Action deq(); // remove oldest entry
  method t first(); // inspect oldest item
endinterface
  
```




September 24, 2009

<http://csg.csail.mit.edu/korea>

L08-7

# Request-Response Interface for Synchronous Memory



```

interface Mem#(type addrT, type dataT);
  method Action req(addrT x);
  method Action deq();
  method dataT peek();
endinterface
  
```

Making a synchronous component latency-insensitive

September 24, 2009

<http://csg.csail.mit.edu/korea>

L08-8

# Circular Pipeline Code

```

rule enter (True);
  IP ip = inQ.first();
  ram.req(ip[31:16]);
  fifo.enq(ip[15:0]);
  inQ.deq();
  
```

**endrule**


When can  
enter fire?

```

rule recirculate (True);
  TableEntry p = ram.peek(); ram.deq();
  IP rip = fifo.first();
  if (isLeaf(p)) outQ.enq(p);
  else begin
    fifo.enq(rip << 8);
    ram.req(p + rip[15:8]);
  end
  fifo.deq();
  
```

**endrule** <http://csg.csail.mit.edu/korea>

done? Is the same as isLeaf



September 24, 2009

L08-9

# Circular Pipeline Code:

## discussion

```

rule enter (True);
  IP ip = inQ.first();
  ram.req(ip[31:16]);
  fifo.enq(ip[15:0]);
  inQ.deq();
  
```


**endrule**

When can  
recirculate  
fire?

```

rule recirculate (True);
  TableEntry p = ram.peek(); ram.deq();
  IP rip = fifo.first();
  if (isLeaf(p)) outQ.enq(p);
  else begin
    fifo.enq(rip << 8);
    ram.req(p + rip[15:8]);
  end
  fifo.deq();
  
```

**endrule** <http://csg.csail.mit.edu/korea>



September 24, 2009


L08-10

# Ordinary FIFO won't work but a pipeline FIFO would

## One-Element Pipeline FIFO

```

module mkLFIFO1 (FIFO#(t));
  Reg#(t) data <- mkRegU();
  Reg#(Bool) full <- mkReg(False);
  RWire#(void) deqEN <- mkRWire();
  Bool deqp = isValid (deqEN.wget());
  method Action enq(t x) if
    (!full || deqp);
    full <= True; data <= x;
  endmethod
  method Action deq() if (full);
    full <= False; deqEN.wset(?);
  endmethod
  method t first() if (full);
    return (data);
  endmethod
  method Action clear();
    full <= False;
  endmethod endmodule
  
```



This works correctly  
in both cases (fifo full  
and fifo empty).

- first < enq
- deq < enq
- enq < clear
- deq < clear

# Problem solved!

```

LFIFO fifo <- mkLFIFO;
    // use a Pipeline fifo

rule recirculate (True);
  TableEntry p = ram.peek();
  ram.deq();
  IP rip = fifo.first();
  if (isLeaf(p)) outQ.enq(p);
  else
  begin
    fifo.enq(rip << 8);
    ram.req(p + rip[15:8]);
  end
  fifo.deq();
endrule

```

◆ RWire has been safely encapsulated inside the Pipeline FIFO – users of Loopy fifo need not be aware of RWires

September 24, 2009

<http://csg.csail.mit.edu/korea>


L08-13

# Dead cycles

```

rule enter (True);
  IP ip = inQ.first();
  ram.req(ip[31:16]);
  fifo.enq(ip[15:0]); inQ.deq();
endrule

```



assume simultaneous enq & deq is allowed

Can a new request enter the system when an old one is leaving?

```

rule recirculate (True);
  TableEntry p = ram.peek(); ram.deq();
  IP rip = fifo.first();
  if (isLeaf(p)) outQ.enq(p);
  else begin
    fifo.enq(rip << 8);
    ram.req(p + rip[15:8]);
  end
  fifo.deq();
endrule


```

September 24, 2009

<http://csg.csail.mit.edu/korea>

L08-14

## The Effect of Dead Cycles



### Circular Pipeline

- RAM takes several cycles to respond to a request
- Each IP request generates 1-3 RAM requests
- FIFO entries hold base pointer for next lookup and unprocessed part of the IP address

What is the performance loss if "exit" and "enter" don't ever happen in the same cycle?

September 24, 2009

<http://csg.csail.mit.edu/korea>

L08-15

## Scheduling conflicting rules

- ◆ When two rules conflict on a shared resource, they cannot both execute in the same clock
- ◆ The compiler produces logic that ensures that, when both rules are applicable, only one will fire
  - Which one?

*source annotations*

```
(* descending_urgency = "recirculate, enter" *)
```


September 24, 2009

<http://csg.csail.mit.edu/korea>

L08-16



## So is there a dead cycle?



```
rule recirculate (True);  
  TableEntry p = ram.peek(); ram.deq();  
  IP rip = fifo.first();  
  if (isLeaf(p)) outQ.eng(p);  
  else begin  
    fifo.eng(rip << 8);  
    ram.req(p + rip[15:8]);  
  end  
  fifo.deq();  
endrule
```

September 24, 2009

<http://csg.csail.mit.edu/korea>

L08-17

## Rule Splitting

```
rule foo (True);  
  if (p) r1 <= 5;  
  else r2 <= 7;  
endrule
```

≡

```
rule fooT (p);  
  r1 <= 5;  
endrule  
  
rule fooF (!p);  
  r2 <= 7;  
endrule
```

rule fooT and fooF can be scheduled independently with some other rule

September 24, 2009

<http://csg.csail.mit.edu/korea>

L08-18

## Splitting the recirculate rule

```
rule recirculate (!isLeaf(ram.peek()));  
    IP rip = fifo.first(); fifo.enq(rip << 8);  
    ram.req(ram.peek() + rip[15:8]);  
    fifo.deq(); ram.deq();  
endrule
```

```
rule exit (isLeaf(ram.peek()));  
    outQ.enq(ram.peek()); fifo.deq(); ram.deq();  
endrule
```

```
rule enter (True);  
    IP ip = inQ.first(); ram.req(ip[31:16]);  
    fifo.enq(ip[15:0]); inQ.deq();  
endrule
```


Now rules `enter` and `exit` can be scheduled simultaneously, assuming `fifo.enq` and `fifo.deq` can be done simultaneously

September 24, 2009

<http://csg.csail.mit.edu/korea>

L08-19

## Packaging a module: Turning a rule into a method



```
rule enter (True);  
    IP ip = inQ.first();  
    ram.req(ip[31:16]);  
    fifo.enq(p[15:0]);  
    inQ.deq();  
endrule
```

September 24, 2009

<http://csg.csail.mit.edu/korea>

L08-20