

IP Lookup-2: The Completion Buffer


Arvind
Computer Science & Artificial Intelligence Lab
Massachusetts Institute of Technology

October 6, 2009

<http://csg.csail.mit.edu/korea>

L10-1

IP-Lookup module without the completion buffer



```
module mkIPLookup(IPLookup);
  rule recirculate... ; rule exit ...;
  method Action enter (IP ip);
    ram.req(ip[31:16]);
    fifo.enq(ip[15:0]);
  endmethod
  method ActionValue#(Msg) getResult();
    outQ.deq();
    return outQ.first();
  endmethod
endmodule
```

The
packets
may come
out of
order

October 6, 2009

<http://csg.csail.mit.edu/korea>

L10-2

IP Lookup rules

```

rule recirculate (!isLeaf(ram.peek()));
    IP rip = fifo.first(); fifo.enq(rip << 8);
    ram.req(ram.peek() + rip[15:8]);
    fifo.deq(); ram.deq();
endrule

rule exit (isLeaf(ram.peek()));
    outQ.enq(ram.peek()); fifo.deq(); ram.deq();
endrule

```


Method `enter` and `exit` can be scheduled simultaneously, assuming `fifo.enq` and `fifo.deq` can be done simultaneously

October 6, 2009

<http://csg.csail.mit.edu/korea>

L10-3

IP-Lookup module with the completion buffer



Completion buffer

- ensures that departures take place in order even if lookups complete out-of-order
- gives out tokens to control the entry into the circular pipeline

The fifo now must also hold the "token" while the memory access is in progress: `Tuple2#(Token, Bit#(16))`


remainingIP

October 6, 2009

<http://csg.csail.mit.edu/korea>

L10-4

Completion buffer: Interface



```
interface CBuffer#(type t);
  method ActionValue#(Token) getToken();
  method Action put(Token tok, t d);
  method ActionValue#(t) getResult();
endinterface
```

```
typedef Bit#(TLog#(n)) TokenN#(numeric type n);
typedef TokenN#(16) Token;
```

October 6, 2009


<http://csg.csail.mit.edu/korea>

L10-5

Completion buffer: Implementation

A circular buffer with two pointers *i* and *o*, and a counter *cnt*

Elements are of Maybe type



```
module mkCBuffer (CBuffer#(t))
  provisos (Bits#(t,sz))
  RegFile#(Token, Maybe#(t)) buf <- mkRegFileFull();
  Reg#(Token) i <- mkReg(0); //input index
  Reg#(Token) o <- mkReg(0); //output index
  Reg#(Int#(32)) cnt <- mkReg(0); //number of filled slots
  ...
endmodule
```


Elements must be representable as bits

October 6, 2009

<http://csg.csail.mit.edu/korea>

L10-6

Completion buffer: Implementation



```

// state elements
// buf, i, o, n ...
method ActionValue#(t) getToken()
    if (cnt < maxToken);
    cnt <= cnt + 1; i <= (i== maxToken) ? 0: i + 1;
    buf.upd(i, Invalid);
    return i;
endmethod
method Action put(Token tok, t data);
    return buf.upd(tok, Valid data);
endmethod
method ActionValue#(t) getResult()
    if (cnt > 0) &&&
    (buf.sub(o) matches tagged (Valid .x));
    o <= (o==maxToken) ? 0 : o + 1; cnt <= cnt - 1;
    return x;
endmethod

```


Can these methods execute concurrently?
Does it matter?

October 6, 2009

<http://csg.csail.mit.edu/korea>

L10-7

IP-Lookup module with the completion buffer



```

module mkIPLookup(IPLookup);
    rule recirculate... ; rule exit ...;
    method Action enter (IP ip);
        Token tok <- cbuf.getToken();
        ram.req(ip[31:16]);
        fifo.enq(tuple2(tok, ip[15:0]));
    endmethod
    method ActionValue#(Msg) getResult();
        let result <- cbuf.getResult();
        return result;
    endmethod
endmodule

```

for enter and getResult to execute simultaneously, cbuf.getToken and cbuf.getResult must execute simultaneously

October 6, 2009

<http://csg.csail.mit.edu/korea>

L10-8

IP Lookup rules with completion buffer

```

rule recirculate (!isLeaf(ram.peek()));
  match{.tok,.rip} = fifo.first();
  fifo.enq(tuple2(tok,(rip << 8)));
  ram.req(ram.peek() + rip[15:8]);
  fifo.deq(); ram.deq();
endrule

```

```

rule exit (isLeaf(ram.peek()));
  cbuf.put(ram.peek()); fifo.deq(); ram.deq();
endrule

```

For rule exit and method enter to execute simultaneously, cbuf.put and cbuf.getToken must execute simultaneously

⇒ For no dead cycles cbuf.getToken and cbuf.put and cbuf.getResult must be able to execute simultaneously

October 6, 2009

<http://csg.csail.mit.edu/korea>


L10-9

Completion buffer: Concurrency Issue

```

// state elements
// buf, i, o, n ...
method ActionValue#(t) getToken()
  if (cnt < maxToken);
  cnt <= cnt + 1; i <= (i==maxToken) ? 0 : i + 1;
  buf.upd(i, Invalid);
  return i;
endmethod
method Action put(Token tok, t data);
  buf.upd(tok, Valid data);
endmethod
method ActionValue#(t) getResult()
  if (cnt > 0) &&&
    (buf.sub(o) matches tagged (Valid .x));
  o <= (o==maxToken) ? 0 : o + 1; cnt <= cnt - 1;
  return x;
endmethod

```



Can these methods execute concurrently?

NO!

October 6, 2009


<http://csg.csail.mit.edu/korea>

L10-10

Concurrency Analysis

A circular buffer with two pointers i and o , and a counter cnt

Elements are of Maybe type



- ◆ buf must allow two simultaneous updates and one read
- ◆ It is possible to design such a buf because the updates are always to different addresses because of the way buf is used
 - Use a vector of registers

No compiler can detect that

October 6, 2009

<http://csg.csail.mit.edu/korea>

L10-11

Adding Concurrent methods to the completion buffer

- ◆ Assume: only `put` tokens given to the completion buffer
- ◆ Can we reach a state where two methods write on the same data?
 - No.

Bypass Registers

- ◆ For concurrency, we want to write a register logically earlier in the cycle where it's read
- ◆ For correctness we must bypass the written value to the reads

- ◆ Build a BypassRegister from RWire
 - write < read

September 29, 2009

<http://csg.csail.mit.edu/korea>

L06-13

Configuration Registers

- ◆ Sometimes the higher-level semantics say that the bypass is not necessary
 - The bypass condition never arises
- ◆ In such cases, an ordinary register behaves like a bypass register
 - But the concurrency analysis prohibits the bypass orderings
- ◆ Configuration Registers are ordinary registers with CF reads and writes
 - Allows the bypass ordering

October 6, 2009


<http://csg.csail.mit.edu/korea>

L10-14

Concurrent Completion buffer: Implementation

A circular buffer with two pointers *i* and *o*, and a counter *cnt*

Elements are of Maybe type



```
module mkCBuffer (CBuffer#(t))
  provisos (Bits#(t,sz));
  Vector#(TokenSz, Maybe#(t)) buf <-
    replicateM(mkConfigReg(Invalid));
  Reg#(Token) i <- mkReg(0); //input index
  Reg#(Token) o <- mkReg(0); //output index
  Counter#(32) cnt <- mkCounter(0); //number of filled slots
  ...
```

October 6, 2009

<http://csg.csail.mit.edu/korea>

L10-15

A special counter module

- ◆ We often need to keep count of certain events
 - Need to read count, decrement and increment
 - Since decrementing and incrementing don't change the count we can remove some bypassing links
 - Implemented as Counter Library modules (implemented using Rwires)

October 6, 2009

<http://csg.csail.mit.edu/korea>


L10-16

Completion buffer: Concurrency Issue

```

// state elements
// buf, i, o, n ...
method ActionValue#(t) getToken()
    if (cnt.read() < maxToken);
    cnt.inc(); i <= (i==maxToken) ? 0 : i + 1;
    buf[i] <= Invalid;
    return i;
endmethod
method Action put(Token tok, t data);
    buf[tok] <= Valid data;
endmethod
method ActionValue#(t) getResult()
    if (cnt.read() > 0) &&&
    (buf[o] matches tagged Valid .x);
    o <= (o==maxToken) ? 0 : o + 1; cnt.dec();
    return x;
endmethod

```



Can these methods execute concurrently?

Yes!

October 6, 2009

<http://csg.csail.mit.edu/korea>

L10-17


Longest Prefix Match for IP lookup: 3 possible implementation architectures

Rigid pipeline




Inefficient memory usage but simple design

Linear pipeline



Efficient memory usage through memory port replicator

Circular pipeline



Efficient memory with most complex control

Which is "best"?


Arvind, Nikhil, Rosenband & Dave ICCAD 2004

L10-18

Implementations of Static pipelines

Two designers, two results

LPM versions	Best Area (gates)	Best Speed (ns)
Static V (Replicated FSMs)	8898	3.60
Static V (Single FSM)	2271	3.56



Synthesis results

LPM versions	Code size (lines)	Best Area (gates)	Best Speed (ns)	Mem. util. (random workload)
Static V	220	2271	3.56	63.5%
Static BSV	179	2391 (5% larger)	3.32 (7% faster)	63.5%
Linear V	410	14759	4.7	99.9%
Linear BSV	168	15910 (8% larger)	4.7 (same)	99.9%
Circular V	364	8103	3.62	99.9%
Circular BSV	257	8170 (1% larger)	3.67 (2% slower)	99.9%

Synthesis: TSMC 0.18 μ m lib

- Bluespec results can match carefully coded Verilog
- Micro-architecture has a dramatic impact on performance
- Architecture differences are much more important than language differences in determining QoR

V = Verilog; BSV = Bluespec System Verilog

L10-20