

Modular Refinement

Arvind


Computer Science & Artificial Intelligence Lab
Massachusetts Institute of Technology

October 22, 2009


<http://csg.csail.mit.edu/korea>

L15-1

Successive refinement & Modular Structure



Can we derive the 5-stage
pipeline by successive
refinement of a 2-stage
pipeline?




October 22, 2009

<http://csg.csail.mit.edu/korea>

L15-2

A Modular organization



- ◆ Suppose we include rf and pc in Fetch and bu in Execute
- ◆ Fetch delivers decoded instructions to Execute and needs to consult Execute for the stall condition
- ◆ Execute writes back data in rf and supplies the pc value in case of a branch misprediction

October 22, 2009

<http://csg.csail.mit.edu/korea>

L15-3

Interface definitions: Fetch and Execute

```
interface Fetch;
    method Action setPC (Iaddress cpc);
    method Action writeback (RName dst, Value v);
endinterface

interface Execute;
    method Action enqIt(InstTemplate it);
    method Bool stall(Instr instr);
endinterface
```

October 22, 2009

<http://csg.csail.mit.edu/korea>

L15-4

Recursive modular organization

```
module mkCPU#(IMem iMem, DMem dMem)(Empty);
    module mkFix#(Tuple2#(Fetch, Execute) fe)
        (Tuple2#(Fetch, Execute));
        match{.f, .e} = fe;
        Fetch    fetch <- mkFetch(iMem,e);
        Execute execute <- mkExecute(dMem,f);
        return(tuple2(fetch,execute));
    endmodule

    match {.fetch, .execute} <- moduleFix(mkFix);
endmodule
```

October 22, 2009

<http://csg.csail.mit.edu/korea>

L15-5

Fetch Module

```
module mkFetch#(IMem iMem, Execute execute) (Fetch);
    Instr instr = iMem.read(pc);
    Iaddress predIa = pc + 1;

    Reg#(Iaddress) pc <- mkReg(0);
    RegFile#(RName, Bit#(32)) rf <- mkBypassRegFile();

    rule fetch_and_decode (!execute.stall(instr));
        execute.enqIt(newIt(instr,rf));
        pc <= predIa;
    endrule

    method Action writeback(RName rd, Value v);
        rf.upd(rd,v);
    endmethod
    method Action setPC(Iaddress newPC);
        pc <= newPC;
    endmethod
endmodule
```

October 22, 2009

<http://csg.csail.mit.edu/korea>

L15-6

Execute Module

```
module mkExecute#(DMem dMem, Fetch fetch) (Execute);
    SFIFO#(InstTemplate) bu <- mkSPipelineFifo(findf);
    InstTemplate it = bu.first;

    rule execute ...
        method Action enqIt(InstTemplate it);
            bu.enq(it);
        endmethod
        method Bool stall(Instr instr);
            return (stallFunc(instr, bu));
        endmethod
    endmodule
```

no change

October 22, 2009

<http://csg.csail.mit.edu/korea>

L15-7

Execute Module Rule

```
rule execute (True);
    case (it) matches
        tagged EAdd{dst:.rd,src1:.va,src2:.vb}: begin
            fetch.writeback(rd, va+vb); bu.deq();
        end
        tagged EBz {cond:.cv,addr:.av}:
            if (cv == 0) then begin
                fetch.setPC(av); bu.clear(); end
            else bu.deq();
        tagged ELoad{dst:.rd,addr:.av}: begin
            fetch.writeback(rd, dMem.read(av)); bu.deq();
        end
        tagged EStore{value:.vv,addr:.av}: begin
            dMem.write(av, vv); bu.deq();
        end
    endcase
endrule
```

October 22, 2009

<http://csg.csail.mit.edu/korea>

L15-8

Subtle Architecture Issues

```
interface Fetch;
    method Action setPC (Iaddress cpc);
    method Action writeback (RName dst, Value v);
endinterface

interface Execute;
    method Action enqIt(InstTemplate it);
    method Bool stall(Instr instr);
endinterface
```

- ◆ After `setPC` is called the next instruction enqueued via `enqIt` must correspond to `iMem(cpc)`
- ◆ `stall` and `writeback` methods are closely related:
 - `writeback` affects the results of subsequent `stalls`
 - the effect of `writeback` must be reflected immediately in the decoded instructions

Any modular refinement must preserve these extra-linguistic semantic properties

October 22, 2009

<http://csg.csail.mit.edu/korea>

L15-9

Modular refinement: Separating Fetch and Decode

October 22, 2009

<http://csg.csail.mit.edu/korea>

L15-10

Fetch Module Refinement

Separating Fetch and Decode

```
module mkFetch#(IMem iMem, Execute execute) (Fetch);
    FIFO#(Instr) fetch2DecodeQ <- mkPipelineFIFO();
    Instr instr = iMem.read(pc);
    Iaddress predIa = pc + 1;
    ...
    rule fetch(True);
        pc <= predIa;
        fetch2DecodeQ.enq(instr);
    endrule

    rule decode (!execute.stall(fetch2DecodeQ.first()));
        execute.enqIt(newIt(fetch2DecodeQ.first(),rf));
        fetch2DecodeQ.deq();
    endrule
    method Action setPC ...           Are any changes needed in the
    method Action writeback ...       methods?
endmodule
```

October 22, 2009

<http://csg.csail.mit.edu/korea>

L15-11

Fetch Module Refinement

```
module mkFetch#(IMem iMem, Execute execute) (Fetch);
    FIFO#(Instr) fetchDecodeQ <- mkFIFO();
    ...
    rule fetch ...
    rule decode ...

    method Action writeback(RName rd, Value v);
        rf.upd(rd,v);
    endmethod
    method Action setPC(Iaddress newPC);
        pc <= newPC;
        fetch2DecodeQ.clear();
    endmethod
endmodule
```

The stall signal definition guarantee that any order for the execution of the decode rule and writeback method is valid.

no change

October 22, 2009

<http://csg.csail.mit.edu/korea>

L15-12

Modular refinement: Replace magic memory by multicycle memory

October 22, 2009

<http://csg.csail.mit.edu/korea>

L15-13

Original Fetch and Decode

```
Instr instr = iMem.read(pc);
rule fetch_and_decode(!execute.stall(instr));
    execute.enqIt(newIt(instr,rf));
    pc <= predIa;
endrule
```

`iMem.read(pc)` needs to be split into a pair of request-response actions:

```
method Action iMem.req(Addr pc)
method Actionvalue#(Inst) iMem.res()
```

But we can't call these methods within a rule to achieve the desired behavior

October 22, 2009

<http://csg.csail.mit.edu/korea>

L15-14

The desired behavior

```
rule fetch_and_decode(True);
    instr <- actionvalue
        imem.req(pc) <$>
        i <- imem.resp();
        return i;
    endactionvalue
    execute.enqIt(newIt(instr,rf))
    when (!execute.stall(instr));
        pc <= pred1,
    endrule
```

Now imem.read
may have a side
effect (req and res
change state)

We need a guard to
prevent us from
repeatedly
requesting stalling
instr

October 22, 2009

<http://csg.csail.mit.edu/korea>

L15-15

Action Connectives: Par vs. Seq

◆ Parallel compositions ($a_1; a_2$)

- Neither action observes others' updates
- Writes are disjoint
- Natural in hardware

($r_1 \leq r_2 ; r_2 \leq r_1$) swaps r_1 & r_2

◆ Sequential Connective ($a_1 <\$> a_2$)

- a_2 observes a_1 's updates
- Still atomic
- Not present in BSV because of implementation complications

We need to split the rule to get rid of $<\$>$

October 22, 2009

<http://csg.csail.mit.edu/korea>

L15-16

Predicating Actions: Guards vs. Ifs

- ◆ Guards affect their surroundings

$(a1 \text{ when } p1) ; a2 ==> (a1 ; a2) \text{ when } p1$

- ◆ The effect of an "if" is local

$(\text{if } p1 \text{ then } a1) ; a2 ==> \text{if } p1 \text{ then } (a1 ; a2) \text{ else } a2$

p1 has no effect on a2

October 22, 2009

<http://csg.csail.mit.edu/korea>

L15-17

Splitting the rule

```
rule fetch(True);
    imem.req(pc)
    pc <= predIa;
endrule

rule decode(True);
    let instr <- imem.resp();
    execute.enqIt(newIt(instr,rf)) when
        (!execute.stall(instr));
endrule
```

Suppose the PC was also needed to decode the instruction

October 22, 2009

<http://csg.csail.mit.edu/korea>

L15-18

Passing data from Fetch to Decode

```
rule fetch(True);
    imem.req(pc);
    fet2decQ.enq(pc); // All data between actions passed through state
    pc <= predIa;
endrule

rule decode(True);
    let instr <- imem.resp();
    let pc = fet2decQ.first();
    fet2decQ.deq();
    execute.enqIT(newIT(instr,rf,pc))
        when (!execute.stall(instr));
endrule
```

October 22, 2009

<http://csg.csail.mit.edu/korea>

L15-19

Methods of Fetch module

To finish we need to change method setPC so that the next instruction sent to the Execute module is the correct one

```
method setAddress setPC(Iaddress npc);
    pc <= npc;
    fet2decQ.clear();
endmethod
```

October 22, 2009

<http://csg.csail.mit.edu/korea>

L15-20

Multicycle memory: Refined Execute Module Rule

```
rule execute (True);
  case (it) matches
    tagged EAdd{dst:.rd,src1:.va,src2:.vb}: begin
      fetch.writeback(rd, va+vb); bu.deq(); end
    tagged EBz {cond:.cv,addr:.av}:
      if (cv == 0) then begin
        fetch.setPC(av); bu.clear(); end
      else bu.deq();
    tagged ELoad{dst:.rd,addr:.av}: begin
      let val <- actionvalue
        dMem.req(Read {av}) <$>
        v <- dMem.resp();
        return v; endactionvalue;
      fetch.writeback(rd, val); bu.deq(); end
    tagged EStore{value:.vv,addr:.av}: begin
      dMem.req(Write {av, vv}); <$>
      let val <- dMem.resp(); bu.deq(); end
  endcase endrule
```

October 22, 2009

<http://csg.csail.mit.edu/korea>

L15-21

Splitting the Backend Rules:

The execute rule

```
rule execute (True);
  bu.deq();
  case (it) matches
    tagged EAdd{dst:.rd,src1:.va,src2:.vb}: begin
      exec2wbQ.enq ( WWB {dst: rd, val: va+vb}); end
    tagged EBz {cond:.cv,addr:.av}:
      if (cv == 0) then begin
        fetch.setPC(av); bu.clear(); end
    tagged ELoad{dst:.rd,addr:.av}: begin
      dMem.req(Read {addr:av});
      exec2wbQ.enq(WLd {dst:rd}); end
    tagged EStore{value:.vv,addr:.av}: begin
      dMem.req(Write {addr:av, val:vv});
      exec2wbQ.enq(WSt {}); end
  endcase endrule

  rule writeback(True);
    ...
  endrule
```

October 22, 2009

<http://csg.csail.mit.edu/korea>

L15-22

Splitting the Backend Rules

The writeback rule

```
rule execute (True);
... endrule

rule writeback(True);
  exec2wbQ.deq();
  case exec2wbQ.first() matches
    tagged WWB {dst: .rd, val: .v}: fetch.writeback(rd,v);
    tagged WLD {dst: .rd}:
      begin let v <- dMem.resp();
        fetch.writeback(rd,v); end
    tagged WSt {} :
      begin let ack <- dMem.resp(); end
    default: noAction;
  endcase
endrule
```

October 22, 2009

<http://csg.csail.mit.edu/korea>

L15-23

Final step

- ◆ Stepwise refinement makes the verification task easier but does not eliminate it
 - We still need to prove that each step is correct

October 22, 2009

<http://csg.csail.mit.edu/korea>

L15-24

Splitting the Backend Rules:

The execute rule

```
rule execute (True);
    bu.deq();
    case (it) matches
        tagged EAdd{dst:.rd,src1:.va,src2:.vb}: begin
            exec2wbQ.enq ( WWB {dst: rd, val: va+vb}); end
        tagged EBz {cond:.cv,addr:.av}:
            if (cv == 0) then begin
                fetch.setPC(av); bu.clear(); end;
            tagged ELoad{dst:.rd,addr:.av}: begin
                dMem.req(Read {addr:av});
                exec2wbQ.enq(WLD {dst:rd}); end
            tagged EStore{value:.vv,addr:.av}: begin
                dMem.req(Write {addr:av, val:vv});
                exec2wbQ.enq(WSt {}); end
            endcase endrule
        rule writeback(True);  
....  
        No because all instructions in exec2wbQ  
        are non speculative and must commit
```

Stall condition prevents fetched instruction from reading stale data

What about exec2wbQ?
Should it be cleared?

October 22, 2009

<http://csg.csail.mit.edu/korea>

L15-25