

Stmt FSM

Nirav Dave

Computer Science & Artificial Intelligence Lab
Massachusetts Institute of Technology

October 29, 2009

<http://csg.csail.mit.edu/korea>

L17-1

Before we start

◆Lab 4

- We finally got the new licenses for
FPGA development
 - ◆ No more stalling for licenses
 - ◆ Compilation should be "fast" now

◆Get started now

October 29, 2009

<http://csg.csail.mit.edu/korea>

L17-2

Motivation


- ◆ Some common design patterns are tedious to express in BSV

◆ Examples:

- Testbenches
- Sequential machines (FSMs)
 - ◆ especially sequential looping structures

These are tedious to express in Verilog as well (but not in C)

Testing the IP Lookup Design



- ◆ Input: IP Address
- ◆ Output: Route Value
- ◆ Need to test many different input/output sequences

Testing IP Lookup

- ◆ Call many streams of requests responses from the device under test (DUT)

Check correct with 1 request at a time

Case 1

```
dut.enter(17.23.12.225)  
dut.getResult()  
dut.enter(17.23.12.25)  
dut.getResult()
```

Case 2

```
dut.enter(128.30.90.124)  
dut.enter(128.30.90.126)  
dut.getResult()  
dut.getResult()
```

Check correct with 2 concurrent requests

October 29, 2009

<http://csg.csail.mit.edu/korea>

L17-5

Helper functions

```
function Action makeReq(x);  
  action  
    reqCnt <= reqCnt + 1;  
    dut.enter(x);  
    $display("[Req #: ",fshow(reqCnt),"] = ",fshow(x));  
  endaction  
endfunction  
  
function Action getResp();  
  action  
    resCnt <= resCnt + 1;  
    let x <- dut.getResult();  
    $display("[Rsp #: ",fshow(resCnt),"] = ",fshow(x));  
  endaction  
endfunction
```

October 29, 2009

<http://csg.csail.mit.edu/korea>

L17-6

Writing a Testbench (Case 1)

```
rule step0(pos==0);
    makeReq(17.23.12.225);
    pos <= 1;
endrule

rule step1(pos==1);
    getResp();
    pos <= 2;
endrule
```

Wait until response is ready

```
rule step2(pos==2);
    makeReq(17.23.12.25);
    pos <= 3;
endrule

rule step3(pos==3);
    getResp();
    pos <= 4;
endrule

rule finish(pos==4);
    $finish;
endrule
```

A lot of text!

How should we do it for a sequence of 100 actions?


October 29, 2009

<http://csg.csail.mit.edu/korea>

L17-7

A more complicated Case:

Initializing memory



C

```
int i; Addr addr=addr0;
bool done = False;
for(i=0; i<nI; i++){
    mem.write(addr++,f(i));
}
done = True;
```

Need an FSM in HW as memory can only do one write per cycle

BSV

```
Reg#(int) i      <-mkReg(0);
Reg#(Addr) addr <-mkReg(addr0);
Reg#(Bool) done <-mkReg(False);


rule initialize (i < nI);
    mem.write (addr, f(i));
    addr <= addr + 1;
    i <= i + 1;
    if (i+1 == nI) done<=True;
endrule
```

October 29, 2009

<http://csg.csail.mit.edu/korea>

L17-8

Initialize a memory with a 2-D pattern



- ◆ Bluespec code gets messier as compared to C even with small changes in C, e.g.,
 - initialization based on old memory values
 - initialization has to be done more than once

Shall we do triply-nested loops?

```
Reg#(int) i      <- mkReg(0);
Reg#(int) j      <- mkReg(0);
Reg#(Addr) addr <- mkReg(addr0);
Reg#(Bool) done <- mkReg(False);

rule loop ((i < nI) && (j < nJ));
    mem.write (addr, f(i,j));
    addr <= addr + 1;
    if (j < nJ-1)
        j <= j + 1;
    else begin
        j <= 0;
        if (i < nI-1) i <= i + 1;
        else          done <= True;
    end
endrule
```

An imperative view

It is easy to write a sequence in C

Writing this in rules is tedious:

Can we just write the actions and have the compiler make the rules?

```
void doTest(){
    makeReq(17.23.12.225);
    getResp();
    makeReq(17.23.12.25);
    getResp();
    exit(0);
}

seq
    makeReq(17.23.12.225);
    getResp();
    makeReq(17.23.12.25);
    getResp();
    $finish();
endseq;
```

From Action Lists to FSMs

◆ FSM interface

```
interface FSM;
    method Action start();
    method Bool done();
    method Action waitTillDone();
endinterface: FSM
```

◆ Creating an FSM

```
module mkFSM#(Stmt s)(FSM);
    module mkAutoFSM#(Stmt s)(Empty);
```

The Stmt Sublanguage

◆ Stmt =

```
<Bluespec Action>
| seq s1..sN endseq
| par s1..sN endpar
| if-then / if-then-else
| for-, while-, repeat(n)-
    (w/ break and continues)
```

The diagram illustrates the components of a Stmt. It shows five categories: 'BSV Action' (represented by a red box), 'Sequence of Stmt' (represented by a blue box), 'List of Parallel Stmts' (represented by a green box), 'Conditional Stmts' (represented by a yellow box), and 'Loop Stmts' (represented by a purple box). Red arrows point from the Stmt components 'seq', 'par', 'if-then', 'for-', 'while-', and 'repeat(n)' to their respective boxes.

Translation Example: Seq to FSM

```
Stmt s = seq
    makeReq(17.23.12.225);
    getResp();
    makeReq(17.23.12.25);
    getResp();
    $finish();
endseq;

FSM f <- mkFSM(s);

module mkFSM_s(FSM)
    Reg#(Bit#(3)) pos <- mkReg(0);
    rule step1(pos==1);
        makeReq(17.23.12.225); pos <= 2;
    endrule
    rule step2(pos==2);
        getResp(); pos <= 3; endrule
    rule step3(pos==3);
        makeReq(17.23.12.25); pos <= 4;
    endrule
    rule step4(pos==4);
        getResp(); pos <= 5; endrule
    rule step5(pos==5);
        $finish; pos <= 0; endrule
    method Action start() if(pos==0);
        pos <= 1;
    endmethod
    method Bool done()
        return (pos == 0);
    endmethod
    method Action WaitTillDone() if
        (pos == 0); noAction; endmethod
    endmodule
```

October 29, 2009

<http://csg.csail.mit.edu/korea>

L17-13

What exactly is the translation?

- ◆ The Stmt sublanguage is clearer for the designer
- ◆ But, what FSM do we get?
- ◆ Let's examine each Stmt Construction case and see how it can be implemented

October 29, 2009

<http://csg.csail.mit.edu/korea>

L17-14

Base Case: Primitive Action: a

```
Reg#(Bool) done <- mkReg(False);

rule dowork(!done);
    a;
    done <= True;
endrule

method Action start() if (done);
    done <= False;
endmethod

method Bool done(); return done; endmethod

method Action waitTillDone() if (done);
    noAction;
endmethod
```

October 29, 2009

<http://csg.csail.mit.edu/korea>

L17-15

Sequential List - seq

- ◆ *seq s1...sN endseq*: sequential composition

```
Reg#(int) s      <-mkReg(0);
FSM s1 <- mkFSM (s1); ... ; FSM sN <- mkFSM (sN);
Bool done = s1.done() && ... && sN.done();

rule one (s==1); s1.start(); s <= 2; endrule
rule two (s==2&& s1.done());
    s2.start(); s <= 3; endrule
...
rule n   (s==n && sN-1.done());
    sN.start(); s <= 0; endrule

method Action start() if (done); s <= 1; endmethod
method Bool done(); return done; endmethod
method Action waitTillDone() if (done);
    noAction; endmethod
```

What is wrong if we just had this?

October 29, 2009

<http://csg.csail.mit.edu/korea>

L17-16

Parallel Tasks

```
seq  
refReq(x);  
refRes(refv);  
dutReq(x);  
dutRes(dReg);  
checkMatch(rReg,dReg);  
endseq
```

- ◆ We want to check dut and ref have same result
- ◆ Do each, then check results

But it doesn't matter that ref finish before dut starts...

Start them at the same time

- ◆ Seq. for each implementation
- ◆ Start together
- ◆ Both run at own rate
- ◆ Wait until both are done

```
seq  
par  
  seq refReq(x);  
    refRes(refv); endseq  
  seq dutReq(x);  
    dutRes(dutv); endseq  
endpar  
checkMatch(refv,dutv);  
endseq
```

Implementation - *par*

- ◆ *par s1...sN endpar*: parallel composition

```
FSM s1 <- mkFSM (s1); ... ; FSM sN <- mkFSM (sN);

Bool done = s1.done() && ... && sN.done();

method Action start();
    s1.start(); s2.start(); ...; sN.start();
endmethod

method Bool done(); return done; endmethod

method Action waitTillDone() if (done);
    noAction;
endmethod
```

Implementation - *if*

- ◆ *if p then sT else sF*: conditional composition

```
FSM sT <- mkFSM (sT); FSM sF <- mkFSM (sF);

Bool done = sT.done()&& sF.done();

method Action start() if (done);
    if (p) then sT.start() else sF.start();
endmethod

method Bool done(); return done; endmethod

method Action waitTillDone() if (done);
    noAction;
endmethod
```

Implementation - *while*

- ◆ *while p do s:* loop composition

```
s <- mkFSM(s);
Reg#(Bool) busy <- mkReg(False);
Bool done = !busy;

rule restart_loop(busy && s.done());
    if (p) s.start(); else busy <= False;
endrule

method Action start() if (done);
    if (p) begin s.start(); busy <= True; end
endmethod
method Bool done(); return done; endmethod
method Action waitTillDone() if (done);
    noAction;
endmethod
```

October 29, 2009

<http://csg.csail.mit.edu/korea>

L17-21

The StmtFSM library

- ◆ This **IS** the Library (almost)

- Some optimizations for seq/base case
 - Stmt syntax added for readability

- ◆ Good but not great HW

- state-encoding can be improved
 - ◆ Use a single wide register (i,j) instead of two
 - ◆ Use 1 log(n)-bit register instead of n 1-bit registers
 - ◆ See if state can be inferred from other data registers
 - Some unnecessary dead cycles could be eliminated

October 29, 2009

<http://csg.csail.mit.edu/korea>

L17-22

FSM atomicity

◆ FSM Actions are made into rules

- rule atomicity applies

```
Stmt s1 = seq
    action f1.enq(x); f2.enq(x); endaction
    action f1.deq();   x<=x+1;   endaction
    action f2.deq();   y<=y+1;   endaction
endseq;
```

```
rule s1(...); f1.enq(x);
    f2.enq(x);
...;endrule
rule s2(...); f1.deq();
    x<=x+1; ... endrule
rule s3(...); f2.deq();
    y<=y+1; ... endrule
```

```
Stmt s2 = seq
    action f1.enq(y); f2.enq(y);
endaction
    action f1.deq(); $display("%d", y);
endaction
    action f2.deq(); $display("%d", x);
endaction
endseq;
```

```
rule s1(...); f1.enq(y);
    f2.enq(y);
...;endrule
rule s2(...); f1.deq();
    $display("%d", y); ...
endrule
rule s3(...); f2.deq();
    y<=y+1; ... endrule
```

FSM Atomicity

◆ We're writing actions, not rules

- Do they execute atomically?

◆ Seq. Stmt

- Only one at a time
⇒ Safe

◆ Par. Stmt

- all at once
⇒ What about conflicts?

```
par x <= x + 1;
    x <= 2 * x;
    x <= x ** 2;
endpar
```

What happens here?

```
rule p1; x <= x + 1;...endrule
rule p2; x <= 2 * x;...endrule
rule p3; x <= x ** 2;...endrule
```

Each rule happens once.

Order is arbitrary

FSM summary

- ◆ Stmt sublanguage captures certain common and useful FSM idioms:
 - sequencing, parallel, conditional, iteration
- ◆ FSM modules automatically implement Stmt specs
- ◆ FSM interface permits composition of FSMs
- ◆ Most importantly, *same Rule semantics*
 - Actions in FSMs are atomic
 - Actions automatically block on implicit conditions
 - Parallel actions, (in the same FSM or different FSMs) automatically arbitrated safely (based on rule atomicity)

Next Time:
Performance Tuning FSMs