Tutorial: Lab 4 Again

Nirav Dave
Computer Science & Artificial Intelligence Lab
Massachusetts Institute of Technology

1





 Need to all delay register file writes to the writeback stage









8



Original Rules

June 3, 2008

rule pcgen(stage == PCGen); imem.req(pc); pc2execQ.enq(tuple2(pc, epoch)); stage <= Execute; endrule rule exec(!stall(exec2wbQ) && stage == Execute); match {.pc, .epoch} = pc2execQ.first(); pc2execQ.deq(); let inst <- imem.response(); Addr nextPC = epc + 4; case (inst) matches ... pc <= nextPC; endrule

10





The new PC module

module mkPCReg(ExtendedReg#(a))	
Reg#(a) $r < -mkReg(0)$:	
RWire#(a) rw1 <- mkRWire();	
RWire#(a) rw2 <- mkRWire();	
rule doWrite(isJust(rw1.wget) isJust(rw2.wget));	
r <= fromMaybe(rw2.wget, fromMaybe(rw1.wget, ?));	
endrule	
method Action write1(x);	
rw.wset(x);	
endmethod	
method a read();	
return fromMaybe(rw1.wget, r);	
endmethod	
method Action write2(x);	
rw2.wset(x);	
endmethod	
enamoaule	
June 3, 2008	13





