Embedded System Application 4190.303C 2010 Spring Semester

Power Supply Regulators

Naehyuck Chang Dept. of EECS/CSE Seoul National University naehyuck@snu.ac.kr



- Voltage regulation
 - Remove input noise
 - Ripple voltage
 - IR and inductive drop
 - Device protection
 - Surge protection
 - Maintain operating condition
 - Keep the legal operating range
- Lossless power conversion
 - Grange the voltage and the current of power into useful range

Output Source	AC	DC
AC	Transformer	Rectifier
DC	Inverter	Switching mode DC-DC converter





- Purpose of power supply
 - Voltage and current requirement of digital systems
 - Voltage ranges from 0.8 V to 5 V
 - Digital circuits need DC supply
 - Some devices requires 12 V or negative voltages
 - Current ranges from a few mili-amperes to hundreds of amperes
 - Multiple voltages are required in most cases
 - Power supplies supply multiple voltages
 - Onboard power supply circuits generate multiple voltages
- Power sources
 - DC sources
 - Batteries, solar panels, fuel cells, super capacitors, etc.
 - AC sources
 - ♀ Outlets, generators (before rectification), etc.







Power sources

- Regulated
 - ♀ Voltage is constant and does not change by the load current
- Unregulated
- Service Voltage source
 - Typical power source
 - ✓ Voltage is fixed, but the current varies by the load resistance according to the Ohm's Law

Current source

- Not a typical power source
- ♀ Current is fixed, but the voltage varies by the load resistance according to the Ohm's Law







- Typical legacy power supply architecture
 - Use of a linear regulator
 - Switching power supply has a different architecture, but beyond the scope





- Power Source
 - Typical power source for indoor applications
 - AC outlet

 - Sinusoidal waveform
 - Peak to peak voltage







- Voltage conversion of an AC power source
 - Use of a transformer









Typical EI core transformers 0



8



- Transformer cores
 - Iron: low frequency (audio frequency, below 20 KHz)

 - Air: very high frequency
- Types
 - Sec. EI
 - Hollow
 - Ring







Hollow core



Toroidal-core transformer

- Ideal design for a transformer
 - Faraday designed and wound the first transformer on a toroidal core
- Very low loss levels and high induction saturation
- Magnetic flow is evenly spread in the core and due to the absence of intermediate metal parts, vibrations are eliminated
- All the wound coils are spread over the surface of the core
- Noise caused by magnetostriction practically disappear
 - a property of ferromagnetic materials that causes them to change their shape when subjected to a magnetic field







Basic power transformer

Multiple secondary windings







Center-tapped secondary winding



Split dual primary windings





Embedded Low-Power

aboratory

- - Use of a selection switch to configure both wiring
 - Should be careful for the winding direction







How to make a switch configuration for the dual primary winding?



How to use the center-tapped secondary winding?







Transformers on the market



9V AC 500 mA with Center Tap Power / Filament Transformer Philmore # TR034

Output voltage given are across the entire secondary. Center tapped leads provide 1/2 that voltage from the center to either lead wire. Classic style with metal bracket with mounting holes.

- With Wire Leads
- Input Voltage: 110-120 VAC 60Hz
- Nominal Output at full load, 9 VAC
- Center Tap Voltage at full load: 4.5 VAC

Price: \$4.79





- Half-wave rectifier

 - Very simple but high ripple







- - Use of a center-tapped transformer



Use if a bridge diode











- Reducing the ripple voltage
 - The diode rectifier generates a DC output with ripple
 - Should be flatten by a bulk capacitor
 - ♀ Typically 4,700 uF to 22,000 uF aluminum electrolytic capacitor







- - Minimum 50 V

 - Single, dual and bridge









3950J

Why parallel multiple electrolytic capacitors rather than a single capacitor?



mbedded Low-Power

aboratory



- - Low equivalent series inductance (ESL) and low equivalent series resistance (ESR) capacitors







- For digital systems
 - Low equivalent series inductance (ESL) and low equivalent series resistance (ESR) capacitors







- Aluminum electrolytic capacitors
 - Polarity
 - Negative marking
 - Tolerance
 - € +100%
 - Rating
- Tantalum capacitors
 - Polarity
 - Positive marking
 - Long wire is positive
 - Better frequency response
 - ☑ Larger than 100 uF is not cost effective







- Monolithic capacitors
 - No polarity
 - Very good frequency response
 - Smaller than 1 uF

- Multilayer ceramic capacitor
 - Extremely low ESR
 - \blacksquare High capacitance such as 22 μ F



- Parallel connection of two or more different capacitors are desirable
 - Not for the capacity, but for the frequency response





Linear Voltage Regulators

- Voltage divider structure
 - Input current is the same to the output current
 - Only step down is feasible
- Inherently low efficiency
 - Efficiency = output power/input power
 - Voltage difference means power loss!
 - Efficiency = output voltage/input voltage
- True DC output
 - Very low ripple
 - No switching noise
 - Suitable for
 - low-cost systems
 - Analog circuits
 - ♀ Low-power systems







Zener Diode Regulator



Voltage regulator using OP-amp

- The essential circuit elements
 - A zener reference, a pass or shunt transistor, a sensing circuit, and an error/amplifier circuit
- Vout depends on the feedback resistors
 - ✓ V_{out} is determined by R₁ and R₂
 - Vin must be greater than Vout















Low Dropout Regulator (LDO)

- Low dropout due to PMOS output
 - Dropout is typically less than 250 mV (2V dropout for LM78xx)
 - - If the input and output voltages are the same, an LDO and a regular linear regulator efficiency is the same!







Dual Power Supply

- Provide +VEE or -VEE output voltages
 - Common in direct coupled amplifiers
 - Can be implemented by two independent opposite polarity linear regulators







Dual Power Supply

- Dual tracking power supply
 - Symmetrical voltage output regardless of V+ and V- output current
 - If V+ output drops due to IR drop, V- output also drops



Dual Tracking 3A Supply \pm 1.25V to \pm 20V

*SOLID TANTALUM **R1 OR R5 MAY BE TRIMMED SLIGHTLY TO IMPROVE TRACKING





Objective: to efficiently reduce DC voltage



- The DC equivalent of an AC transformer
- Lossless objective: Pin = Pout







Objective: to efficiently reduce DC voltage



- The DC equivalent of an AC transformer
- Solution Lossless objective: $P_{in} = P_{out}$

$$\frac{V_{out}}{V_{in}} = \frac{I_{in}}{I_{out}}$$





Voltage divider



$$V_{out} = V_{in} \bullet \frac{R_2}{R_1 + R_2}$$
$$\eta = \frac{R_2}{R_1 + R_2} = \frac{V_{out}}{V_{in}}$$

- The most naive approach
- If Vin = 39V, and Vout = 13V, efficiency η is only 0.33
- Unacceptable except in very low power applications





Convert voltage by switching: 39V to 13V for a car audio



- The DC equivalent of an AC transformer
- If the duty cycle D of the switch is 0.33, then the average voltage to the expensive car stereo is 39 0.33 = 13Vdc
- - If it is a light bulb or a heater, it is acceptable


















Try adding a large C in parallel with the load to control ripple. But if the C has 13Vdc, then when the switch closes, the source current spikes to a huge value and burns out the switch.





Try adding an L to prevent the huge current spike. But now, if the L has current when the switch attempts to open, the inductor's current momentum and resulting Ldi/dt burns out the switch.

By adding a "free wheeling" diode, the switch can open and the inductor current can continue to flow. With high-frequency switching, the load voltage ripple can be reduced to a small value.





In capacitors:

The voltage cannot change instantaneously

- Capacitors tend to keep the voltage constant (voltage "inertia")
 - An ideal capacitor with infinite capacitance acts as a constant voltage source
 - A capacitor cannot be connected in parallel with a voltage source or a switch (otherwise KVL would be violated, i.e. there will be a short-circuit)
- In inductors:
 - The current cannot change instantaneously
- Inductors tend to keep the current constant (current "inertia")
 - An ideal inductor with infinite inductance acts as a constant current source
- Thus, an inductor cannot be connected in series with a current source or a switch (otherwise KCL would be violated)





In capacitors: $i(t) = C \frac{dv(t)}{dt}$ The voltage cannot change instantaneously

- Capacitors tend to keep the voltage constant (voltage "inertia")
 - An ideal capacitor with infinite capacitance acts as a constant voltage source
 - A capacitor cannot be connected in parallel with a voltage source or a switch (otherwise KVL would be violated, i.e. there will be a short-circuit)

In inductors:
$$v(t) = L \frac{di(t)}{dt}$$

- The current cannot change instantaneously
- Inductors tend to keep the current constant (current "inertia")
 - An ideal inductor with infinite inductance acts as a constant current source
- Thus, an inductor cannot be connected in series with a current source or a switch (otherwise KCL would be violated)





- The input/output equation for DC-DC converters usually comes by examining inductor voltages
- Switch closed for DT seconds



 $v_L = V_{in} - V_{out},$

for DT seconds



- The input/output equation for DC-DC converters usually comes by examining inductor voltages
- Switch closed for DT seconds



$$v_L = L \frac{di_L}{dt},$$

$$v_L = V_{in} - V_{out},$$

for DT seconds $\frac{di_L}{dt} = \frac{V_{in} - V_{out}}{L}$



Switch open for (1 - D)T seconds



 $v_L = -V_{out},$

for (1-D)T seconds

 $i_{\rm L}$ continues to flow, thus the diode is closed. This is the assumption of "continuous conduction" in the inductor which is the normal operating condition.





Switch open for (1 - D)T seconds



 $v_L = L \frac{di_L}{dt},$

$$v_L = -V_{out},$$

for (1–D)T seconds

$$\frac{di_L}{dt} = \frac{-V_{out}}{L}$$



 i_{L} continues to flow, thus the diode is closed. This is the assumption of "continuous conduction" in the inductor which is the normal operating condition.



Since the average voltage across L is zero,

$$V_{Lavg} = D \bullet (V_{in} - V_{out}) + (1 - D) \bullet (-V_{out}) = 0$$

Output voltage and current become

$$I_{out} = \frac{I_{in}}{D} \qquad \qquad V_{out} = DV_{in}$$





Since the average voltage across L is zero,

$$V_{Lavg} = D \bullet (V_{in} - V_{out}) + (1 - D) \bullet (-V_{out}) = 0$$

$$V_{in}I_{in} = V_{out}I_{out}$$

Output voltage and current become

$$I_{out} = \frac{I_{in}}{D} \qquad \qquad V_{out} = DV_{in}$$





- Examine the inductor current 0
- Switch closed 9
- Switch open





- Examine the inductor current 0
- Switch closed 9

$$v_L = V_{in} - V_{out}, \frac{di_L}{dt} = \frac{V_{in} - V_{out}}{L}$$

Switch open

$$v_L = -V_{out}, \frac{di_L}{dt} = \frac{-V_{out}}{L}$$



Effect of raising and lowering Iout while holding Vin, Vout, f, and L constant



- \bigcirc ΔI is unchanged
- Lowering Iout (and, therefore, Pout) moves the circuit toward discontinuous operation





Effect of raising and lowering f while holding Vin, Vout, Iout, and L constant



- Slopes of i_{L} are unchanged
- Solution Lowering f increases ΔI and moves the circuit toward discontinuous operation





Effect of raising and lowering L while holding Vin, Vout, Iout and f constant



 \bigcirc Lowering L increases ΔI and moves the circuit toward discontinuous operation





Effect of raising and lowering L while holding V_{in}, V_{out}, I_{out} and f constant



 \bigcirc Lowering L increases ΔI and moves the circuit toward discontinuous operation







Effect of raising and lowering L while holding V_{in}, V_{out}, I_{out} and f constant



Solution Lowering L increases ΔI and moves the circuit toward discontinuous operation











Switch closed for DT seconds





for DT seconds

♀ If the switch stays closed, the input is short circuited!





Switch open for (1 - D)T seconds





for (1-D)T seconds

Diode closed. Assume continuous conduction.







Since the average voltage across L is zero

$$V_{Lavg} = D \bullet V_{in} + (1 - D) \bullet (V_{in} - V_{out}) = 0$$

The input/output equation becomes







Since the average voltage across L is zero

$$V_{Lavg} = D \bullet V_{in} + (1 - D) \bullet (V_{in} - V_{out}) = 0$$
$$V_{out} \bullet (1 - D) = V_{in} + D \bullet V_{in} - D \bullet V_{in}$$

The input/output equation becomes







Since the average voltage across L is zero

$$V_{Lavg} = D \bullet V_{in} + (1 - D) \bullet (V_{in} - V_{out}) = 0$$
$$V_{out} \bullet (1 - D) = V_{in} + D \bullet V_{in} - D \bullet V_{in}$$

The input/output equation becomes

$$V_{out} = \frac{V_{in}}{1 - D}$$

A realistic upper limit on boost is 5 times







- Examine the inductor current 0
- Switch closed 0
- Switch open 9





- Examine the inductor current 0
- Switch closed 0

$$v_L = V_{in}, \frac{di_L}{dt} = \frac{V_{in}}{L}$$

Switch open 9

$$v_L = V_{in} - V_{out}, \frac{di_L}{dt} = \frac{V_{in} - V_{out}}{L}$$

 $I_{avg} = I_{in}$ is half way between





Embedded System Application 4190.303C 2010 Spring Semester

Simultaneous Optimization of Battery-aware Voltage Regulator Scheduling with Dynamic Voltage and Frequency Scaling

> Naehyuck Chang Dept. of EECS/CSE Seoul National University naehyuck@snu.ac.kr



Contents

- Motivation
- Paper contribution
- Problem statement
- Real device modeling
- DRS cost function
- Solution method
- Experimental results
- Conclusions





Why voltage regulators?

- To obtain a proper supply voltage level
 - Battery cell voltages do not always match with the CPU VDD
- ☑ To compensate the IR drop of the battery
 - Battery internal resistance
 - Power delivery network
- To compensate the terminal voltage drop due to the state of charge loss







- Typical power supply and management systems
 - Voltage regulation is not free
 - ♀ 10% to 40% system energy loss from voltage regulators, typically DC-DC converters or LDOs







DC-DC converter \bigcirc

- Buck, boost and flyback \bigcirc
- $DC \rightarrow AC \rightarrow voltage change \rightarrow AC \rightarrow DC$
- Voltage regulator loss becomes significant in light load applications
- Linear regulator 9
 - High drop out
 - VIN > VOUT + 2 V (7805)
 - Low drop out
 - VIN > VOUT + 150 mV
 - Power loss \bigcirc
 - Load current × drop out voltage
 - Naturally the loss is high



Load

mbedded Low-Power

aboratory

LDO

53

- Where does the power go?
 - Power breakdown of a portable MPEG4 player



Hojun Shim, Youngjin Cho and Naehyuck Chang, "Power Saving in Hand-held Multimedia Systems Using MPEG-21 Digital Item Adaptation," in ESTIMedia, 2004





- Question: why voltage regulators?
 - To obtain a proper supply voltage level
 - To compensate the IR drop of the battery
 - To compensate the terminal voltage drop due to the state of charge loss
- Alkaline battery discharge characteristics
 - Battery voltage may match with V_{DD} of the microprocessor
 - IR drop is tolerable for low-power applications
 - Wide voltage range while alive (3.0 to 1.7 V)
 - Direct battery drive is feasible







- Previous direct battery drive methods
 - Voltage regulator elimination



Direct drive without a voltage regulator



- Operation of the CPU at the lowest clock frequency w/o clock scaling
- Guaranteed constant performance
- Waste of potential CPU performance
- CPU clock frequency decreases as the battery voltage decreases in a passive manner
- Performance decreases as the battery voltage decreases
- Networked operation maintain a guaranteed performance
- Frequency scaling in a passive manner
- Progressive wake-up of a multi-core CPU to maintain a guaranteed performance

mbedded Low-Power

aboratory



56

- Comparison among previous direct battery drive methods
 - It is not a good idea to waste potential CPU performance to provide a guaranteed performance to the end







- Which voltage regulation is the best?
 - DC-DC converter
 - Can be applicable w/o limitation
 - Best when the battery voltage and V_{DD} difference is big
 - ♀ Inefficient when the load current is light
 - \bigcirc When the battery voltage < V_{DD}, this is the only feasible method
 - LDO (low-dropout linear regulator)
 - \bigcirc Applicable only when the battery voltage < V_{DD} + dropout
 - In general inefficient when the load current is large and the battery voltage and V_{DD} difference is big
 - Sometimes more efficient than DC-DC converter when the load current is very light and the battery voltage and V_{DD} difference is appropriate
 - Direct battery drive
 - Applicable only when the battery voltage is similar to V_{DD}
 - The most efficient when it is feasible (zero loss)
 - No single voltage regulation method is always the best!







Paper Contribution

- DRS: Dynamic regulator scheduling
 - Switch among heterogeneous voltage regulators dynamically for the best efficiency




Problem Statement

- Is DRS a practical approach? 0
 - YES!
 - \bigcirc Adding an LDO and a voltage switch is not that expensive

LDO

DRS is an affordable method

Vbat





DRS Cost Function

Characterization of the cost function of the power consumption of the system:

$P(V_{bat}, s_j)$

vbat (V)	Clock frequency (MHz)							
	8	7	6	5	4	3	2	1
3.3	13.11	10.81	8.83	7.00	5.61	5.25	4.68	4.02
3.2	13.55	10.48	8.56	6.92	5.54	5.09	4.54	3.90
3.1	12.69	10.15	8.30	6.71	5.47	4.93	4.40	3.78
3.0	11.83	9.82	8.03	6.49	5.32	4.77	4.26	3.66
2.9	14.30	10.10	7.76	6.27	5.15	4.61	4.11	3.53
2.8	14.26	9.41	7.49	6.06	4.97	4.46	3.97	3.41
2.7	14.22	8.76	7.22	5.84	4.79	4.30	3.83	3.29
2.6	14.18	10.94	7.39	5.62	4.61	4.14	3.69	3.17
2.5	14.14	10.90	6.86	5.41	4.44	3.98	3.55	3.05
2.4	14.11	10.85	6.35	5.19	4.26	3.82	3.41	2.93
2.3	14.08	10.81	8.25	5.27	4.08	3.66	3.26	2.80
2.2	14.05	10.77	8.21	4.87	3.90	3.50	3.12	2.68
2.1	14.02	10.74	8.16	4.48	3.73	3.34	2.98	2.56
2.0	14.00	10.70	8.12	6.11	3.73	3.30	2.89	2.44
1.9	13.99	10.68	8.08	6.07	3.43	3.05	2.69	2.29
1.8	13.98	10.65	8.04	6.02	3.14	2.81	2.50	2.14



LDO





PVS

Experimental Results

Solution Energy consumption of optimal DRS, greedy DRS and conventional DVFS with N = 40 and $\lambda^{-1} = 10$ sec







Experimental Results

Relative utilization of DC-DC and LDO regulators and PVS 0



Experimental Results

Energy consumption by the leakage power portion when N = 400 , $\mu = 5$ sec and $\lambda^{-1} = 10$ sec.



Conclusions

- We introduced a new high-level low-power technique called DRS (Dynamic voltage regulator scheduling)
 - Joint regulator scheduling and the DVS scaling factor decision
- Load drive from multiple heterogeneous voltage regulators including the direct drive method (PVS)
- The greedy DRS:
 - Additional final regulator selection
- The optimal DRS:
 - Simultaneous optimization of DVFS and regulator selection
 - 11.5% to 15.5% energy reduction
- DRS continues to perform well with a CPU with more leakage power consumption



