


Stop Watch (System Controller Approach)

Problem

- Design a “stop watch” that can measure times taken for two events
 - Inputs
 - CLK = 16 Hz
 - RESET: Asynchronously reset everything
 - X: comes from push button
 - First Push: Start timer
 - Second Push: Store the time taken for the first event
 - Third Push: Store the time taken for the second event
 - SEL: select output (High: first event time, Low: second event time)
 - Outputs
 - Two decimal digits to be connected to two seven segment displays
 - Can display 00 ~ 99


Overall Architecture Design




- Which LBB (among those we learn in the class) and how many?
- How to decompose the whole system into data part and control part?

Design System Architecture

- First step: divide the system into a control unit and data unit
 - Data unit – stores, routes, combines, and generally process data
 - Control unit – starting & stopping the process, testing conditions, and deciding what to do next





System controller design

Table (Variable Entered Table)

State symbol	P.S.	N.S.	Output
	Q1 Q0	D1 D0	S1 S0 ENCNT
A	0 0		
B	0 1		
C	1 1		
unused	1 0		

Excitation Eqs, Output Eqs

	Q0	
Q1	0	1
0		
1		

D1=

	Q0	
Q1	0	1
0		
1		

D0=

	Q0	
Q1	0	1
0		
1		

S1=


	Q0	
Q1	0	1
0		
1		


S0=


	Q0	
Q1	0	1
0		
1		


ENCNT=


Alternative (VHDL program)













4-bit Serial Adder

(Decomposing state machines, synchronous design methodology, system controller design)


Review of combinational adders

1-bit full addder and 4-bit ripple addder



Binary serial adder

- Serial input feed (two data streams A and B)
- Generate serial output





CLR – clear the previous carry synchronously

HOLD – hold the previous value of the carry


Binary serial adder implementation

- LS183: dual 1 bit full adders



Problem Statement

- Design a 4-bit adder based on a serial approach
 - Parallel feed of X_1 and X_2
 - Parallel out of Y comes out after few cycles
 - Final carry available




Start from LBB


- Here, we have some basic building blocks in mind
 - 4-bit shift registers, binary serial adder, etc
- Tie these elements together and make them controllable from the outside world
- We want to take maximum advantage of common building blocks (MSI chips that are available)

Design System Architecture


- First step: divide the system into a control unit and data unit
 - Data unit – stores, routes, combines, and generally process data
 - Control unit – starting & stopping the process, testing conditions, and deciding what to do next



Data unit & Control unit




Architecture






Decomposing state machine

- Second step: the state machine part (control unit) can be decomposed into several parts
 - Main machine (system controller) – provides the primary inputs and outputs and does top level control
 - Submachines – perform lower-level steps under control of main machine
 - Typical submachine – counter
 - Saves 2^n states in main machine
 - Easier to follow the control


Our system controller



Architecture



System controller design



Example results

0101 (5)					
+ 0001 (1)					

0110 (6)					
	<u>Sate</u>	<u>Carry</u>	<u>Reg 1</u>	<u>Reg 2</u>	<u>Counter</u>
	a	-	-	-	0
	b	-	-	-	0
	c	0	0101	0001	1
	c	1	0010	0000	2
	c	0	0001	1000	3
	c	0	0000	1100	4
	d	0	0000	0110	5

State assignment and Transition Table

	Q1Q0	Q1Q0 (D1D0)	DONE	CLRCNTR	CLR	HOLD	S11	S10	S21	S20
a	0 0	0 ST	1	1	0	1	x	x	0	0
b	0 1	1 1	0	0	1	x	1	1	CONT'	CONT'
c	1 1	1 $\overline{C4}$	0	0	0	0	0	1	0	1
d	1 0	ST 0	1	x	0	1	x	x	0	0

Excitation and Output Eqs.

	Q_0	0	1
Q_1	0	0	1
	1	ST	1

$$D_1 = Q_0 + ST \cdot Q_1$$

		0	1
	0	ST	1
	1	0	$\overline{C4}$

$$D_0 = \overline{Q_1}Q_0 + \overline{Q_1} \cdot ST + Q_0 \cdot \overline{C4}$$

	Q_0	0	1
Q_1	0	1	0
	1	1	0

$$DONE = \overline{Q_0}$$

	Q_0	0	1
Q_1	0	1	0
	1	x	0

$$CLRCNTR = \overline{Q_0}$$

	Q_0	0	1
Q_1	0	0	1
	1	0	0

$$CLR = \overline{Q_1}Q_0$$

	Q_0	0	1
Q_1	0	1	x
	1	1	0

$$HOLD = \overline{Q_0}$$

	Q_0	0	1
Q_1	0	x	1
	1	x	0

$$S_{11} = \overline{Q_1}$$

	Q_0	0	1
Q_1	0	x	1
	1	x	1

$$S_{10} = 1$$

	Q_0	0	1
Q_1	0	0	c
	1	0	0

$$S_{21} = \overline{Q_1}Q_0 \cdot CONTROL$$

	Q_0	0	1
Q_1	0	0	c
	1	0	1

$$S_{20} = Q_0 \cdot CONTROL + Q_1Q_0$$


Logic Diagram

Asynchronous Inputs and Output Glitches

- Things to watch out for in synchronous design
 - Clock skew
 - Gating the clock
 - Asynchronous inputs
 - Output glitches

Example

- Binary counting order for our previous state assignment



	Q1Q0	Q1Q0 (D1D0)	DONE	CLRCNTR	CLR	HOLD	S11	S10	S21	S20
a	0 0	0 ST	1	1	0	1	x	x	0	0
b	0 1	1 0	0	0	1	x	1	1	CONT'	CONT'
c	1 0	1 C4	0	0	0	0	0	1	0	1
d	1 1	ST ST	1	x	0	1	x	x	0	0

Focus on part of solution

	Q_0	0	1
Q_1	0	0	1
1	1	ST	

	0	1
0	ST	0
1	C4	ST

	Q_0	0	1
Q_1	0	1	0
1	0	1	


	Q_0	0	1
Q_1	0	-	1
1	0	-	

$$D_1 = Q_1\bar{Q}_0 + \bar{Q}_1Q_0 + ST \cdot Q_1$$

$$D_0 = ST \cdot \bar{Q}_1\bar{Q}_0 + ST \cdot Q_1Q_0 + C4 \cdot Q_1\bar{Q}_0$$


$$DONE = \bar{Q}_1\bar{Q}_0 + Q_1Q_0$$

$$S11 = Q_0$$




Asynchronous START

- Is START synchronous or asynchronous?
 - Could be either
 - Assume asynchronous (comes from another system not using same SYSCLK)
- Look at transition from “11” to “00” by negating START
- What happens if t_s , t_h of D f/fs are not satisfied due to asynchronous START?
 - Usually stay at 1 or go to 0
 - Problem? – early change to START=0 => “00”
late change to START=0 => “11”
- Problem: unexpected results can happen
 - Delays not equal, f/fs different
 - Generally – could do either if t_s , t_h not satisfied



Synchronize START (Synchronizer)




Additional Problem?


- What else besides $START_SYNC=1$ or 0 ?
- Metastable – stuck in middle for a while
 - What happen if $START$ does not satisfy t_s, t_h of “Synchronizer” D f/f
 - $START_SYNC$ not 1 or not 0 for a while
- Metastability – real problem (early versions of several microprocessor chips had this problem!)
- Synchronizer Failure and Metastability
 - Solutions?

Output Glitch on DONE

- Look at transition between b="01" and c="10"




- For a moment in the transition from "01" to "10"
 - $Q_1Q_0 = "00"$ or $"11"$
 - $DONE=1$ between states b ("01") and c ("10")




Put a register (Stabilizer) on output

- One D f/f on DONE



Work?

- DONE_REG delayed – usually no problem



- Register output not always needed
 - Good state assignment (compare this with our first state assignment)
 - Some good output logics (e.g., S11)

Synchronous Design Methodology (Summary)

- All LBBs and f/fs are clocked by the same common clock signal
 - We use guaranteed LBBs and f/fs by the manufacturer (critical race free!!)
 - Glitches on combinational circuits connecting LBBs and f/fs have no effect, since the control inputs are sampled only after the glitches have had a chance to settle out
- Three tasks to ensure reliable system operation
 - Minimize and determine the amount of clock skew
 - Ensure that f/fs have positive setup- and hold-time margins
 - Identifying asynchronous inputs, synchronize them with the clock
 - Filter any problematic output glitches with output stabilizers