Exception Modes

#IRQ: interrupt request **#**SVC: SWI and reset protected mode for OS **Habort:** prefetch abort and data abort \triangle (virtual) memory protection #undefined: undefined instruction Software emulation of HW coprocessors

IRQ and FIQ exceptions

- IRQ and FIQ exceptions only occur when a specific interrupt mask is cleared in cpsr.
- Here ARM processor automaticaaly completes the instruction in the execution stage before handling the interrupt.
 - 1. Change the processor mode
 - 2. Save cpsr to spsr
 - 3. Save pc to lr
 - 4. Interrupt(s) are disabled
 - 5. Branch to a specific entry in the vector table.

Vector Table

∺A table of addresses that the ARM core branches to when an exception is raised.

RSET	0x0000
UNDEF	0x0004
SWI	8000x0
PABT	0x000c
DABT	0x0010
-	0x0014
IRQ	0x0018
FIQ	0x001c

; 0xffff0000 if in the higher address

; prefetch abort

- ;data abort
- ; reserved

; 0xffff001c if in the higher address

Computers as Components

Enabling and disabling IRQ and FIQ exceptions

enabling_irq		disabling_irq	
MRS	r1, cpsr	MRS	r1, cpsr
BIC	r1, r1, #0x80	ORR	r1, r1, #0x80
MSR	cpsr_c, r1	MSR	cpsr_c, r1
enabling_fiq		disabling_fiq	
MRS	r1, cpsr	MRS	r1, cpsr
BIC	r1, r1, #0x40	ORR	r1, r1, #0x40
MSR	cpsr_c, r1	MSR	cpsr_c, r1

BIC: logical bit clear (AND NOT), ORR: logical bitwise or


Computers as Components

Basic interrupt stack

Exception handlers make intensive use of stacks

- ₭ A good stack design tries to avoid stack
 overflow
 - └─Use memory protection
 - Call a stack check function


Here stack for each processor mode has to be set up in the initialization code



Layout B does not corrupt the vector table when a stack overflow occurs

Computers as Components

Example: Basic interrupt stack



Computers as Components

Stack design

%Depends on

○OS requirement for stack design

△Target HW provides a physical limit to the size and positioning of the stack memory.

#ARM-based system : stack grow downward with top of the stack at a high memory address

Stack overflow must be avoided

SVC Stack Setup

USER_Stack	EQU	0x200000	
IRQ_Stack	EQU	0x8000	
SVC_Stack	EQU	IRQ_Stack – 128	
USER32md	EQU	0x10	;User mode
IRQ32md	EQU	0x12	;IRQ mode
SVC32md	EQU	0x13	;SVC mode
Sys32md	EQU	0x1f	;System mode
NoInt	EQU	0xc0	disable interrupts;
; supervisor mode stack set up : core starts in supervisor mode			

LDR r13, SVC_NewStack ; r13_svc

SVC_NewStack DCD

SVC_Stack

Computers as Components

IRQ Stack Setup

; IRQ mode stack set up : change to IRQ mode

MOV	r2, #NoInt IRQ32md	
MSR	cpsr_c, r2	
LDR	r13, IRQ_NewStack	; r13_irq

IRQ_NewStack DCD IRQ_Stack

; USER mode stack set up : last in the initialization code

MOV	r2, Sys32md	
MSR	cpsr_c, r2	
LDR	r13, USR_NewStack	; r13_usr

USR_NewStack DCD USR_Stack

Computers as Components

IRQ Handler

; assume that the IRQ stack has been set up by the initialization code Interrupt_handler

SUB r14, r14, #4

STMFD sp!, {r0-r3, r12, r14}

- LDR r0, =IRQStatus
- LDR r0, [r0]
- TST r0, #0x0080
- BNE timer_isr
- TST r0,#0x0001
- BNE button_isr

LDMFD sp!,{r0-r3,r12,pc}^

- ; adjust Ir
- :save context
- ;interrupt status address
- ;get interrupt status
- ;if counter timer
- ; then branch to ISR

;else if button press

then call button ISR

;return

Often confused

#*Exception:* an internal CPU event such as

In the first state of the fir

₭ Interrupt: an external I/O event such as I/O device request

⊡reset

∺In the ARM architecture manuals, the two terms <u>are</u> mixed together

SWI exception

Only a branch to the SWI handler is at x08.

SWI_handler

STMFD	sp!, {r0-r12,r14}	; save context	
LDR	r10, [r14,#-4]	; load SWI instruction	
		; Ir points to next instruction	
BIC	r10, r10, #0xff000000	;mask off the MSB 8 bits	
MOV	r1,r13	;copy SVC stack to r1	
MRS	r2, spsr	;copy spsr to r2	
STMFD	sp!, {r2}	; save r2 on stack	
BL	swi_jumptable	;branch to swi_jumptable	

SWI exception

Only a branch to the SWI handler is at x08.

LDMFD ;restore r2 (spsr) sp!, {r2} spsr_cxsf, r2 ;copy r2 back to cpsr MSR ; control, extension, status, flags bytes I DMFD sp!, {r0-r12, pc} :restore context and return swi_jumptable r0,r10 MOV ;mov SWI number to r0 ; SWI number in r1 B eventSWIhanIder ;branch to SWI handler

Exception

Exception:** internally detected error. **Exceptions are synchronous with instructions but unpredictable. *****Build exception mechanism on top of interrupt mechanism. *****Exceptions are usually prioritized and

vectorized.



%Trap (software interrupt): an exception generated by an instruction.

#ARM uses SWI instruction for traps.




Co-processor: added function unit that is called by instruction.

- Floating-point units are often structured as co-processors.
- #ARM allows up to 16 designer-selected coprocessors.

➢ Floating-point co-processor uses units 1, 2.

Caches and CPUs



Cache operation

Many main memory locations are mapped onto one cache entry.

#May have caches for:

- \bigtriangleup instructions;
- Mata;
- △data + instructions (unified).

Hemory access time is no longer deterministic.



Cache hit: required location is in cache. **Cache miss**: required location is not in cache.

Working set: set of locations used by program in a time interval.

Types of misses

***Compulsory (cold)** miss : location has never been accessed. ***Capacity miss**: working set is too large. ***Conflict miss**: multiple locations in working set map to same cache entry.

Memory system performance


\Re h = cache hit rate.

$\Re t_{cache}$ = cache access time, t_{main} = main memory access time.

#Average memory access time:

$$\Box t_{av} = ht_{cache} + (1-h)t_{main}$$

Multiple levels of cache



Multi-level cache access time

Replacement policies

Replacement policy: strategy for choosing which cache entry to throw out to make room for a new memory location.

#Two popular strategies:

- Random.
- △Least-recently used (LRU).

Cache organizations

#Fully-associative: any memory location can be stored anywhere in the cache (almost never implemented).

#Direct-mapped: each memory location maps onto exactly one cache entry.

%N-way set-associative: each memory location can go into one of n sets.

Cache performance benefits


Keep frequently-accessed locations in fast cache.

Cache retrieves more than one word at a time.

Sequential accesses are faster after first access.

Spatial locality

Direct-mapped cache



hit=match and valid

Write operations

Write-through: immediately copy write to main memory.


Write-back: write to main memory only when location is removed from cache.

Direct-mapped cache locations

Many locations map onto the same cache block.

Conflict misses are easy to generate:
Array a[] uses locations 0, 4, 8, ...
Array b[] uses locations 1024, 1028, 1032, ...
Operation a[i] + b[i] generates conflict misses.

Fully Associative Cache



Computers as Components

Example caches

StrongARM:

- △16 Kbyte, 32-way, 32-byte block instruction cache.
- △16 Kbyte, 32-way, 32-byte block data cache (write-back).

<mark>₩C55x:</mark>

Various models have 16KB, 24KB cache.
Can be used as scratch pad memory.


Scratch pad memories

#Alternative to cache:

- Software determines what is stored in scratch pad.
- Provides predictable behavior at the cost of software control.
- ∺C55x cache can be configured as scratch pad.


Memory management units

#Memory management unit (MMU) translates addresses:



MMU

₭Responsible for VIRTUAL → PHYSICAL address mapping ₭Sits between CPU and cache



Access time comparison

Media	Read	Write	Erase
DRAM	60ns (2B) 2.56us (512B)	60ns (2B) 2.56us (512B)	N/A
NOR flash	150ns (2B) 14.4us (512B)	211us (2B) 3.53ms (512B)	1.2s (128KB)
NAND flash	10.2us (2B) 35.9us (512B)	201us (2B) 226us (512B)	2ms (16KB, 128K)
Disk	12.5ms (512B) (Average seek)	14.5ms (512B) (Average seek)	N/A

Price

► HDD<<NAND<DRAM<NOR</p>

MMU - operation

Control Con

#OS constructs page tables - *one for each user*

Page address from memory address selects a page table entry

Real Page table entry contains physical page address

Memory management tasks

∺Allows programs to move in physical memory during execution.


#Allows virtual memory:

Memory images kept in secondary storage;

images returned to main memory on demand during execution.

Page fault: request for location not resident in memory.

MMU – address translation



MMU - Virtual memory space

#Page Table Entries can also point to disc blocks

✓If Valid bit is set, page in memory (address is physical page address); cleared, page "swapped out" (address is disc block address)

MMU hardware generates page fault when swapped out page is requested

#Allows virtual memory space to be larger than physical memory

○ Only "working set" is in physical memory

☐ Remainder on paging disc

MMU - Page Faults

#Page Fault Handler Part of OS kernel ✓ Finds usable physical page **K**LRU algorithm Writes it back to disc if modified Reads requested page from paging disc △ Adjusts page table entries Memory access re-tried

Page Fault

q-k Virtual Page Address Offset within page Valid Mod Page Table 6 **Disc address** 0 Memory access re-tried 7 2 Physical Page Address p-k Offset within page Paging disc 4 Page table updated 3 8 Page read into memory

Physical Memory

Computers as Components

MMU - Page Faults

₭ Page Fault Handler

- Part of OS kernel
- Finds usable physical page
 - ∠LRU algorithm
- Writes it back to disc if modified
- Reads requested page from paging disc
- Adjusts page table entries
- △ Memory access re-tried

#Can be an expensive process!

- ☐Usual to allow page tables to be swapped out too!
- ⇒ Page fault can be generated on the page tables!

MMU - practicalities

Hage size \sim 8 kbyte pages \Rightarrow k = 13 $\square q = 32, q - k = 19$ So page table size $\ge 2^{19} \approx 0.5 \times 10^6$ entries \boxtimes Each entry 4 bytes $\Rightarrow 0.5 \ge 10^6 \times 4 \approx 2$ Mbytes! \Re Page tables can take a lot of memory!

Larger page sizes reduce page table size but can waste space (fragmentation)

MMU - practicalities

Page tables are stored in main memory
 They're too large to be in smaller memories!
 MMU needs to read page table for address translation

... Address translation can require additional memory accesses!

MMU - Protection

∺ Page table entries

Extra bits are added to specify access rights

≥ Set by OS (software)

but

⊠Checked by MMU hardware!

Access control bits

Read

⊠Write

⊠Read/Write

⊠Execute only

MMU - Alternative Page Table Styles

#Inverted Page tables

One page table entry (PTE) / page of physical memory

MMU has to search for correct VA entry

- \therefore PowerPC hashes VA \rightarrow PTE address
 - PTE address = h(VA)
 - *h* hash function

 \boxtimes Hashing \Rightarrow collisions


Hash functions in hardware

 \square "hash" of *n* bits to produce *m* bits (Usually *m* < *n*) \square Fewer bits reduces information content

MMU - Alternative Page Table Styles

#Hash functions in hardware

- "Fewer bits reduces information content"
 - \boxtimes There are only 2^m distinct values now!
 - Some *n*-bit patterns will reduce to the same *m*-bit patterns
- ∧ Trivial example
 × 2-bits → 1-bit with xor
 × $h(x_1 x_0) = x_1 \operatorname{xor} x_0$



MMU - Alternative Page Table Styles

%Inverted Page tables

- One page table entry (PTE) / page of physical memory
- MMU has to search for correct VA entry
- \therefore PowerPC hashes VA \rightarrow PTE address
 - PTE address = h(VA)
 - *h* hash function

 \boxtimes Hashing \Rightarrow collisions

≥ PTEs are linked together

PTE contains tags (like cache) and link bits

MMU searches linked list to find correct entry

Smaller Page Tables / Longer searches

Address Translation -Speeding it up

#Two+ memory accesses for each datum?

△ Page table 1 - 3 (single - 3 level tables)

Actual data 1

System can be slowed down

- **%** Translation Look-Aside Buffer
 - Acronym: TLB or TLAB
 - Small cache of recently-used page table entries
 - Usually fully-associative
 - Can be quite small!

Computers as Components

Address Translation -Speeding it up

#TLB sizes

△MIPS R10000 1996 64 entries△Pentium 4 (Prescott) 2006 64 entries

- One page table entry / page of data
- Locality of reference
 - Programs spend a lot of time in same memory region
- ⇒ TLB hit rates tend to be very high
 - 98%
 - ⇒Compensate for cost of a miss

(many memory accesses –

but for only 2% of references to memory!)

TLB – Sequential access

- ₭ Luckily, sequential access is fine!
- Example: large (several MByte) matrix of doubles (8 bytes floating point values)


 \land 8kbyte pages => 1024 doubles/page

 \Re Sequential access, eg sum all values:

for(j=0;j<n;j++)

$$sum = sum + x[j]$$

Memory Hierarchy - Operation



Computers as Components

Address translation


Requires some sort of register/table to allow arbitrary mappings of logical to physical addresses.

#Two basic schemes:

△paged.


Segmentation and paging can be combined (x86).

Segments and pages



Computers as Components

Segment address translation



ARM memory management

 \Re Memory region types: \bigtriangleup section: 1 Mbyte block; △large page: 64 kbytes; \Re An address is marked as section-mapped or page-mapped. HTwo-level translation scheme.

ARM address translation

