2007 Fall: Electronic Circuits 2

CHAPTER 10 DIGITAL CMOS LOGIC CIRCUITS

Y. Kwon

Introduction

Chapter Outline

- 10.1 Digital Circuit Design
- 10.2 Design and Performance Analysis of the CMOS Inverter
- 10.3 CMOS Logic-Gate Circuits
- 10.4 Pseudo-NMOS Logic Circuits
- 10.5 Pass-Transistor Logic Circuits
- 10.6 Dynamic Logic

10.1 Digital Circuit Design

Logic-Circuit Family



10.1.1 Digital IC Technologies and Logic-Circuit Families

Brief remarks of four technology

CMOS

- Lower static power dissipation.
- High input impedance for temporary storage.
- Device scaling for higher level of integration.
- CMOS logic types: <u>complementary CMOS</u>, <u>pseudo-NMOS</u>, <u>pass-</u> <u>transistor logic</u> and <u>dynamic CMOS logic</u>.

Bipolar

- Transistor-transistor logic (TTL or Schottky TTL)
- Emitter-coupled logic (ECL): suitable for high speed operation
- BiCMOS
- GaAs

10.1.2 Logic-Circuit Characterization



10.1.2 Logic-Circuit Characterization



Propagation Delay

- t_{PHL}: high-to-low propagation delay
- t_{PLH}: low-to-high propagation delay
- t_P (propagation delay) = ($t_{PLH} + t_{PHL}$)/2

12/5/2007

Logic-Circuit Characterization

Power Dissipation

- Dynamic power dissipation happening during switching when both transistors are on.
- $P_D = fCV_{DD}^2$
- Delay-Power Product
 - Power reduction by reducing VDD and current → takes more time to charge or discharge
 - DP=P_Dt_P
- Silicon Area
 - Smaller transistors can reduce the silicon area, but current driving capability is limited → slow



10.2.1 Circuit Structure



10.2.2 Static Operation

Static Operation

▷ Ratioless logic: V_{OH} and V_{OL} are independent of ratio of β_N and β_P .

- Static power dissipation is zero for both states.
- > Switching threshold: $V_{th} = \frac{V_{DD} |V_{tp}| + \sqrt{k_n / k_p V_{tn}}}{1 + \sqrt{k_n / k_p}}$

Noise margins:
$$NM_H = V_{OH} - V_{IH}$$
 and $NM_L = V_{IL} - V_{OH}$

Matching: When both transistors have same transconductance parameters

- $k_n'(W/L)_n = k_p'(W/L)_p$
- · Equal driving capability for NMOS and PMOS.
- Switching threshold $V_{th} = V_{DD}/2$ in matched case.
- · Noise margins in matched case:

$$\begin{split} V_{IH} &= \frac{1}{8} \left(5 V_{DD} - 2 V_t \right) & NM_H = V_{OH} - V_{IH} = \frac{1}{8} \left(3 V_{DD} + 2 V_t \right) \\ V_{IL} &= \frac{1}{8} \left(3 V_{DD} + 2 V_t \right) & NM_L = V_{IL} - V_{OL} = \frac{1}{8} \left(3 V_{DD} + 2 V_t \right) \end{split}$$



12/5/2007

10.2.3 Dynamic Operation

Dynamic Operation











$$\rightarrow t_{PHL} = \frac{2C}{k'_n (W/L)_n (V_{DD} - V_t)} \left[\frac{V_t}{V_{DD} - V_t} + \frac{1}{2} \ln \left(\frac{3V_{DD} - 4V_t}{V_{DD}} \right) \right]$$





t_P can be equalized by matching

Need to reduce C

 \Rightarrow Need to use higher f_T device (G_m/C_g)

Wider device (W/L) may help but C increase should be carefully gauged.

V_{DD} increase, but limited by the process technology. Also, power dissipation should be 12/5/200 Considered.

Supplementary Material



10.3 CMOS Logic-gate Circuits



10.3.4 Complex Gate



10.3.6 The Exclusive-OR Function



10.3.8 Transistor Sizing

