#### **10.3.8 Transistor Sizing**



 $\overset{\circ}{D}$ 

12/5/2007





#### **10.4.2 Static Characteristics**

#### Static Characteristics



#### **10.4.3 Derivation of the VTC**



### **10.4.4 Dynamic Operation**

$$i_{DP}(0) = \frac{1}{2} k_{P} \left( \frac{W}{L} \right)_{P} (V_{DD} - V_{t})^{2}$$

$$i_{DP}(t_{PLH}) = k_{P} \left( \frac{W}{L} \right)_{P} \left[ (V_{DD} - V_{t}) \frac{V_{DD}}{2} - \frac{1}{2} \left( \frac{V_{DD}}{2} \right)^{2} \right]$$

$$i_{DP}|_{av} = \frac{1}{2} \left[ i_{DP}(0) + i_{DP}(t_{PLH}) \right]$$

$$t_{PLH} = \frac{C\Delta V}{i_{DP}|_{av}} = \frac{CV_{DD}/2}{i_{DP}|_{av}}$$
for  $V_{t} \approx 0.2V_{DD}$ , for a large value of r,  

$$t_{PLH} = \frac{1.7C}{k_{P} \left( \frac{W}{L} \right)_{P} V_{DD}}$$

$$t_{PHL} \approx \frac{1.7C}{k_{N} \left( \frac{W}{L} \right)_{N} V_{DD}}$$

$$12/5/2007$$





#### **10.5.1 An Essential Design Requirement**



## 10.5.2 Operation with NMOS Transistors as Switches



# 10.5.3 The Use of CMOS Transmission Gates as Switches















**Figure 10.35** Two single-input dynamic logic gates connected in cascade. With the input *A* high, during the evaluation phase  $C_{L2}$  will partially discharge and the output at  $V_2$  will fall lower than  $V_{DD}$ , which can cause logic malfunction.

#### **10.6.3 Domino CMOS Logic**



12/5/2007

#### Domino logic

- N-type dynamic logic + inverter
- Cascadable gates
- During the precharge,

During the evaluation,

