

☆B,C 예제안☆

*<Sol>*


[1] Find the output current of each of the following current mirrors.

Assume that all the BJT transistors are operated in the active region and MOS transistors are operated in the saturation region. Also, assume that the sizes of the transistors are same. Neglect the Early effect or channel length modulation. Use  $V_T = 26\text{mV}$ ,  $\beta = 100$ ,

$$I_S = 2.0156 \times 10^{-15} \text{ A}, V_{BE,active,1} = 0.7\text{V}, R = 1\text{k}\Omega, V_{TN} = 0.5\text{V}, V_{TP} = -0.5\text{V}, \text{and } I_M = 1\text{mA}.$$

$$2 \times 10^{-15} \text{ A}$$

A.




$$V_{BE1} = V_{BE2} = V_{BE3} \Rightarrow I_{out} = I_1 + I_2$$

$$\left( \frac{3}{\beta} + 2 \right) I = I_M$$

$$I = \frac{I_M}{\frac{3}{\beta} + 2} \doteq \boxed{0.4926 \text{ mA}}$$

(\*)

B.



$$\frac{\pi}{2} \text{ or } 1) \text{ since } V_{BE1} = V_{BE3} \Rightarrow I_{out} = I_1$$

$$\text{KCL } (*) \quad \begin{aligned} ① \quad (\beta + 1) I_2 &= \frac{V_{BE1}}{R} + \frac{1}{\beta} (I_1 + I_2) \Rightarrow I_2 = \frac{\beta}{\beta + 1} \left\{ \frac{V_{BE1}}{R} + \frac{2I_1}{\beta} \right\} \\ ② \quad I_M &= I_1 + \frac{1}{\beta} I_2 \end{aligned}$$

$$I_1 \left( 1 + \frac{2}{(\beta + 1)\beta} \right) = I_M - \frac{1}{\beta + 1} \frac{V_{BE1}}{R}$$

( $V_{BE3} \neq 0$ ) X

$$I_{out} = I_1 = \frac{I_M - \frac{1}{\beta + 1} \frac{V_{BE1}}{R}}{1 + \frac{2}{\beta(\beta + 1)}} \doteq \boxed{0.9928 \text{ mA}}$$

$\frac{\pi}{2} \text{ or } 3)$  from KCL(\*) ②

$$\frac{1}{\beta} I_2 = 10^{-3} - I_1 \doteq 1.4688 \times 10^{-3}$$

$$③ \quad \text{from } (\beta + 1) I_2 = \frac{I_1}{\beta} + \frac{V_{BE1}}{R} + \frac{I_{out}}{\beta} \Rightarrow I_{out} \doteq 0.0177 \text{ A}$$


$$\frac{\pi}{2} \text{ or } 2) \quad I_{out} = I_1 = I_3 \exp \left( \frac{V_{BE1}}{V_T} \right) \quad (*)$$

$$= \boxed{0.985312 \text{ mA}}$$

다음

( $V_{BE3} \neq 0$ )

C.



$$\frac{I}{2}(1) \quad I_1 + \frac{1}{\beta} I = I_2 + \frac{1}{\beta} I_2 \Rightarrow I_1 = I_2 = I_s \exp\left(\frac{V_{BE}}{V_T}\right) \doteq 0.9853 \text{ mA}$$

KCL)  $I_4 = \frac{\beta+1}{\beta} I_1 + \frac{1}{\beta} I_{out}$

$$I_{out} = \beta I_M - (\beta+1) I_s \exp\left(\frac{V_{BE}}{V_T}\right) \doteq 0.515 \text{ mA}$$


c. 4834 (mA)

(R 0.18 X)

$$\frac{I}{2}(2) \quad I_{out} = I_s \exp \frac{1.4 - R \frac{\beta+1}{\beta} I_{out}}{V_T}$$

$$I_{out} = 0.702 \text{ mA} \quad \boxed{(R 0.18)}$$

D.




$$I_{out} = I_3 = I_4, \quad I_M = I_1 = I_2$$

$$V_{GSS2} = V_{GSS4}$$

Since, all transistors operate in the saturation region,

$$I_2 = I_4 \quad \boxed{\therefore I_{out} = I_M}$$

E.



$$I_H = I_1 = I_2 = I_3$$

① Node P, Use KCL

$$I_{P_1} = I_H - I_{P_2} = I_{out}$$

$$\therefore I_{out} = I_H$$

〈채점기준〉 각 4점 계산 실수시 그림

A. 답이 틀려면, (\*)식 있으면 2점

(F) 근사시, 정당한 적관 이유 명시해야 만점. 단순히  $\frac{1}{2}M \Rightarrow 1점$

B. 답이 틀려면,  
풀이 1) + 풀이 2) (\*)식 있으면 2점


] 풀이가 3요. (KCL or BJT equation)  
어느 지점을 잡고 푸느냐에 따라 답이 달라집니다.  
그래서 부분점수를 후회게 주었습니다.

C. 2점  
1점

D와 E. 답 틀리면 0점

# 중간 1차 시험 2번 채점 기준.

[2] For the following MOS differential amplifier, use  $\mu_n C_{ox} = 100 \mu A/V^2$ ,  $R_{D1} = R_{D2} = 5k\Omega$ ,  $R_C = 10k\Omega$ ,  $V_{DD} = 10V$ ,  $V_{TN} = 0.5V$ , and  $I_{SS} = 1mA$ . Assume  $\lambda = 0$  for simplicity.



- [6점] A. Determine (W/L) of the input transistors if all the tail current completely steered into one leg of the differential path when  $|V_{in1} - V_{in2}|_{max} = 100mV$ . (In other words,  $|V_{in1} - V_{in2}|_{max}$  is the input voltage difference that places one of the transistors at the edge of conduction.)

모든 전류가  $M_1$ 으로 흐른다고 했을 때,  $I_{D1} = I_{SS} = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{GS1} - V_{TN})^2$

$$\Rightarrow V_{GS1} = \sqrt{\frac{2I_{SS}}{\mu_n C_{ox} \frac{W}{L}}} + V_{TN} \quad V_{GS2} = V_{TN} \quad (\because M_2 \text{가 edge of conduction})$$

$$\therefore |V_{in1} - V_{in2}|_{max} = |V_{GS1} - V_{GS2}| = \sqrt{\frac{2I_{SS}}{\mu_n C_{ox} \frac{W}{L}}} = 0.1 [V] \quad (3)$$

$$\therefore \frac{W}{L} = 2 \times 10^3 \quad (3)$$

- [6+6점] B. Assuming that  $V_{CM} = 5V$  at the inputs, determine the DC bias voltages of all the nodes and indicate them in the circuit above using the result of A. Assuming that the tail current source works only above 0.5V, what is the allowable range of the input CM level?

$$I_{D1} = I_{D2} = \frac{I_{SS}}{2} = 0.5mA \quad (1)$$

$$V_{out+} = V_{DD} - I_{D1}R_{D1} = 7.5V \quad (1)$$

$$V_{out-} = V_{DD} - I_{D2}R_{D2} = 7.5V \quad (1)$$

$$\frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{CM} - V_p - V_{TN})^2 = \frac{I_{SS}}{2} \quad (1)$$

$$\Rightarrow V_p = 4.43 \text{ or } 4.57$$

$$\Rightarrow V_p = 4.43V \quad (MOS \text{가 sat. region이기 위해서})$$

MOS가 sat. region이기 위한 조건

$$\textcircled{1} V_{DS} > V_{GS} - V_{TN}$$

$$V_{CM} < V_{DS} + V_{TN} + V_s = V_D + V_{TN} = 8V \quad (2)$$

MOS가  $\frac{I_{SS}}{2}$ 의 전류를 흘릴 수 있기 위한 조건

$$(V_{GS} - V_{TN})_{equil} = \sqrt{\frac{I_{SS}}{\mu_n C_{ox} \frac{W}{L}}} \quad (2)$$

$$\Rightarrow V_{CM} > 1.07V$$


5

$$\therefore \underline{1.07V} < V_{CM} < \underline{8V} \quad (1)$$


[5점] C. Find the input and output resistances,  $R_{in}$  and  $R_{out}$ .

$$\text{gate} \rightarrow \text{drain} \text{ 가는 전류} = 0 \Rightarrow i_x = 0 \Rightarrow R_{in} = \infty \quad (2)$$

$V_{in}$  を short 시키면 SSM 을 그려보면



$$\therefore R_{out} = \frac{V_x}{i_x} = R_C \parallel (R_D + R_O) = 5k\Omega \quad (3)$$



<half circuit>

\* 문제에서 모래의 소리가 있던, half circuit 의  $R_{in}$ ,  $R_{out}$  을 구한 경우에 적용하지 않음 ( $R_{in} = \infty$ ,  $R_{out} = R_D \parallel \frac{R_C}{2} = 2.5k\Omega$ )

[5점] D. Calculate the small-signal voltage gain  $A_v$  at equilibrium using the results of A.

위의 half circuit small signal model 으로

$$V_{out} = -g_m V_{in} \cdot \left( R_D \parallel \frac{R_C}{2} \right)$$

$$\therefore A_v = \frac{V_{out}}{V_{in}} = -g_m \left( R_D \parallel \frac{R_C}{2} \right) \quad (2)$$

$$= -\sqrt{2 \cdot \mu_n C_{ox} \frac{W}{L} \cdot \frac{I_{SS}}{2}} \cdot \left( R_D \parallel \frac{R_C}{2} \right) = -35.3553 \text{ [V/V]} \quad (3)$$

\* 부호 틀린 시 (-1)

[12점] E. When (W/L) of one of the input transistors is changed by 1%, what are the input and output offset voltages?

M1의 (W/L) 이 1% 커졌다고 가정.  $R_{D1}$ 에 흐르는 전류:  $I_a$ ,  $R_{D2}$ 에 흐르는 전류:  $I_b$ .

①  $R_C$ 에 흐르는 전류:  $I_c$ , 라고 하면,

$$V_{out+} \text{ node } \text{ KCL: } I_a + I_c = I_{D1} = I_b + \Delta I_b$$

$$V_{out-} \text{ node } \text{ KCL: } I_b - I_c = I_{D2} = I_b$$

$$(I_b + \Delta I_b) + I_D = 2I_b + \Delta I_b = 2.01 I_b = I_{SS} \Rightarrow I_D = \frac{1.01}{201} I_{SS}, \Delta I_D = \frac{1}{201} I_{SS}$$

$$V_{out+} = V_{DD} - I_a R_D$$

$$V_{out-} = V_{DD} - I_b R_D$$

$$② V_{out+} - V_{out-} = -I_c R_C = R_D (I_b - I_a)$$

$$= R_D (I_c + I_D - (I_D + \Delta I_D - I_c))$$

$$= R_D (2I_c - \Delta I_D)$$

$$\Rightarrow I_c = \frac{R_D \Delta I_D}{R_C + 2R_D}$$

$$= \frac{5k}{10k + 10k} \times \frac{1}{201} I_{SS}$$

$$= 1.24 \mu A$$

(4)

\* 다른 방식으로  
풀었을 때 사이 풀으면  
만점.  
( $R_C$ 를 고려하지 않고  
풀면 부분점수 있음)

$$\therefore V_{out,offset} = I_c \cdot R_C = (1.24 \mu A) \cdot (10k \Omega) = 12.4 mV \quad (1)$$

$$V_{in,offset} = \frac{V_{out,offset}}{|A_v|} = \frac{12.4 \mu V}{350} = 35.7 \mu V \quad (1)$$

E. 다른 풀이.

$$\text{input or } \Delta V \text{ 의 offset이 걸려서 } I_{D1} = I_{D2} = \frac{I_{SS}}{2} \text{ 라고 한 때, } \quad (2)$$

$$\left. \begin{aligned} V_{GS1} - V_{th} &= V_{in} + \Delta V - V_s - V_{th} = \sqrt{\frac{I_{SS}}{\mu_n C_{ox} \frac{W}{L} (1.01)}} \\ V_{GS2} - V_{th} &= V_{in} - V_s - V_{th} = \sqrt{\frac{I_{SS}}{\mu_n C_{ox} \frac{W}{L}}} \end{aligned} \right\} \quad (4)$$


$$\Delta V = \sqrt{\frac{I_{SS}}{\mu_n C_{ox} \frac{W}{L} (1.01)}} - \sqrt{\frac{I_{SS}}{\mu_n C_{ox} \frac{W}{L}}} \quad (2)$$

$$= -350.9 \mu V$$

$$\therefore V_{in, \text{offset}} = |\Delta V| = \underline{350.9 \mu V} \quad (1)$$

$$\underline{V_{out, \text{offset}} = |V_{in, \text{offset}} \cdot A_v| = 12.4 mV} \quad (1)$$

[3] For the following circuit, answer the questions. Use  $\mu_n C_{ox} = 100 \mu A/V^2$ ,  $\lambda = 0.02 V^{-1}$ ,  $V_{TN} = -V_{TP} = 0.5 V$ ,  $V_{DD} = 5 V$ ,  $I_{SS} = 1 mA$ ,  $(\frac{W}{L})_1 = (\frac{W}{L})_2 = 20$ , and  $(\frac{W}{L})_3 = (\frac{W}{L})_4 = 40$ .



A. What is its small-signal voltage gain  $A_v$ ? [8 pts]

$$g_{m2} = \sqrt{2\mu_n C_{ox}(\frac{W}{L})_2 \cdot I_D} = \sqrt{2 \times 100 \times 10^{-6} \times 20 \times \frac{10^{-3}}{2}} = \cancel{\sqrt{2}} mS$$

$$r_{o2} = \frac{1}{\lambda I_D} = \frac{1}{0.02 \cdot \frac{10^{-3}}{2}} = 100 k\Omega = r_{o4}$$

$$A_v = g_{m2} (r_{o2} \| r_{o4}) = 50\sqrt{2}$$

\* 다 맞으면 8점  
수자들 아침끼리 직전의  
식만 맞으면 3점 (gain이라는 식이 맞아야 함) (부호 실수 -3  
제대로 된 식도 없으면 0점) (단순 계산 실수 -3)

B. We want to double  $A_v$  from the value given in A. Calculate the width of the input transistors. [8 pts]

$$(\frac{W}{L})_1 = (\frac{W}{L})_2 = 80 \Rightarrow g_{m2} 가 4배 \Rightarrow A_v 2배.$$

\* 설명과 답이 다 맞으면 8점  
답은 틀렸는데 설명이 충분하지 않은 경우 4점. 일부 맞는 내용 있으면 2점.  
둘 다 없거나 틀렸으면 0점

C. We want to double  $A_v$  from the value given in A. Calculate the tail current. Do not use the results of B.

$$I_{ss} = 0.25 \text{ mA} \Rightarrow \frac{g_{m2}}{r_{o2}, r_{o4}} \frac{1}{2} \Rightarrow A_v 2 \text{ times.} \quad [8 \text{ pts}]$$

\* B와 같은 가중

[8 pts]

D. If we double the widths of the two PMOS transistors in the current mirror, how much does  $A_v$  change?

PMOS의 width (쪽은  $\frac{W}{L}$  비율)을 증가시켜도  $A_v = g_{m2} (r_{o2} \parallel r_{o4})$  이 영향 X.  
따라서  $A_v$ 는 변화가 않는다.

\* B와 같은 가중

E. Assume  $\lambda \propto 1/L$ , how much does the  $A_v$  change if we double L and W of all the MOS transistors?

$$L, W \text{ double} \Rightarrow r_{o2}, r_{o4} \text{ double} \Rightarrow A_v \text{ double.}$$

[8 pts]

\* B와 같은 가중

{End of Midterm 1}