MEMS Process and Design - release recipe -

Dong-II "Dan" Cho

School of Electrical Engineering and Computer Science, Seoul National University Micro/Nano Systems & Controls Laboratory

SOI Process

- Silicon On Insulator (SOI) Process
 - Vertical dimension of structures are defined by deep Si RIE
 - Structures are released by removal of buried oxide layer





Process Recipe

Seq.	Process	Condition
10	TEOS dep.	2 um deposition at P-5000 I
20	Photo	MA6 aligner
30	TEOS etch	2 um etch at P-5000 I (10% over etch)
40	PR strip	H ₂ SO ₄ bath, Ashing
50	Deep Si etch	70 um \pm 10 % etch (4 um X 20 um etch hole)
60	Dicing	
70	Release	Acetone (20 min) \rightarrow Methanol (5 min) \rightarrow Rinse (10 min) \rightarrow HF (approximately 7 min) \rightarrow Rinse (10 min) \rightarrow Boling IPA (5 min) \rightarrow Oven dry (5 min)



Further Work

- Release report: 2008. 5. 24
 - SEM image (individual work)
 - Report should be 4~5 pages of PPT
 - Should include,
 - 1) Thickness of spring
 - 2) Thickness of mass
 - 3) Footing phenomenon
 - 4) Etch lagging
 - 5) Midterm report of measurement results
 - 6) Etc
- Measurement : 2008. 5. 16 ~ 5. 31
- Final presentation & Final report due : 2008. 5. 31

