Verilog Introduction



Seoul National University

Naehyuck Chang Dept. of EECS/CSE Seoul National University <u>naehyuck@snu.ac.kr</u>

Verilog – Introduction

- Verilog Hardware Description Language (HDL)
 - Behavioral level
 - Register Transfer Level (RTL)
 - Gate level
 - Transistor/Switch level
- Developed in 1983 by Gateway Design Automation Inc.
 - Most popular HDL of the time
 - Traditional computer languages such as C
- IEEE Standard:
 - Verilog 95: IEEE Std. 1364-1995
 - Verilog 2001: IEEE Std. 1364-2001
 - SystemVerilog: IEEE Std 1800-2005



Verilog – Data Types

Name	Description	Example
Value set	0 - Logic zero, false condition 1 - Logic one, true condition x - Unknown logic value z - High impedance, floating state	
Nets	Declared by the predefined word wire Represent connections between hardware elements Values continuously driven on them by the outputs of devices	wire sum; wire S1 = 1′b0;
Registers	Declared by the predefined word reg Represent data storage elements Retain value until another value is placed onto them	reg Sum_total;
Vectors	Declared by brackets [] Represent multiple bits of net or register	wire [3:0] a = 4′b1010; reg [7:0] total = 8′d12;
Integers	Declared by the predefined word integer	integer no_bits;
Real	Declared by the predefined word real Represent real (floating-point) numbers	real weight;
Parameters	Declared by the predefined word parameter Represent global constants	parameter N=4; parameter M=3;
Arrays	None predefined word Registers and integers can be written as arrays	reg [M:0] b [0:N] integer sugn [0:N]

Verilog – Operators

- Bit-select operator
 - []
- Parenthesis
 - ()
- Negations operators
 - ! (logical), ~ (bit-wise)
- Unary arithmetic operators
 - +, (sign)
- Concatenation
 - {a, b[2:1], c}
- Replication
 - {n{m}} (m n times)
- Binary arithmetic operators
 - *, /, % (mod)
 - +, -

- Shift operators
 - <<. >>
- Relational operators
 - >, <, >=, <=
 - ==, !=
 - ===, !== (including x and z)
- Bitwise logical operators
 - & (AND)
 - ^ (XOR), ^~ or ~^ (XNOR)
 - | (OR)
- Boolean logical operators
 - && (AND)
 - || (OR)
- Conditional operator
 - Cond. Exp. ? True Exp. : False Exp.



Verilog – Two Main Components of Verilog

- Concurrent, event-triggered processes (behavioral)
 - Initial and Always blocks
 - Imperative code that can perform standard data manipulation tasks (assignment, if-then, case)
 - Processes run until they delay for a period of time or wait for a triggering event
- Structure (Plumbing)
 - Verilog program build from modules with I/O interfaces
 - Modules may contain instances of other modules
 - Modules contain local signals, etc.
 - Module configuration is static and all run concurrently



Verilog – Modules and Instances

 Basic structure of a Verilog module: module mymod(output1, output2, ... input1, input2); output output1; output [3:0] output2; input input1; input [2:0] input2; ... endmodule

- Instances of
 - module mymod(y, a, b);
- look like

 // Connect-by-position
// Connect-by-name

Verilog – Initial and Always Blocks

Basic components for behavioral modeling

initialalwaysbeginbegin... imperative statements imperative statements ...endend

Runs when simulation starts Terminates when control reaches the end Good for providing stimulus endmodule

Runs when simulation starts Restarts when control reaches the end Good for modeling/specifying hardware



Verilog – Initial and Always

- Run until they encounter a delay initial begin #10 a = 1; b = 0; #10 a = 0; b = 1; end
- or a wait for an event always @(posedge clk) q = d; always begin wait(i); a = 0; wait(~i); a = 1; end



Verilog – Procedural Assignment

- Inside an initial or always block:
- sum = a + b + cin;
- Just like in C: RHS evaluated and assigned to LHS before next statement executes
- RHS may contain wires and regs
 - Two possible sources for data
- LHS must be a reg
 - Primitives or cont. assignment may set wire values



Verilog – Blocking vs. Non-blocking

- Verilog has two types of procedural assignment
- Fundamental problem:
 - In a synchronous system, all flip-flops sample simultaneously
 - In Verilog, always @(posedge clk) blocks run in some undefined sequence



Verilog – A Flawed Shift Register

This doesn't work as you'd expect:

reg d1, d2, d3, d4;

```
always @(posedge clk) d2 = d1;
always @(posedge clk) d3 = d2;
always @(posedge clk) d4 = d3;
```

These run in some order, but you don't know which



Verilog – Non-blocking Assignments

Non-blocking rule: This version does work: RHS evaluated when assignment runs reg d1, d2, d3, d4; always @(posedge clk) d2 \leq d1; always @(posedge clk) d3 \leq d2; always @(posedge clk) $d4 \le d3$; LHS updated only after all events for the current instant have run



Verilog – Non-blocking Can Behave Oddly

 A sequence of non-blocking assignments don't communicate

c = b; c <= b;

Blocking assignment: a = b = c = 1 Non-blocking assignment:

- b = old value of a
- c = old value of b



Verilog – Non-blocking Looks Like Latches

- RHS of blocking taken from wires
- RHS of non-blocking taken from latches



Verilog – IF Statement

if (Boolean Expression) begin

- statement 1; /*if only one statement, begin and end can be omitted */
- statement 2;
- begin

•

• end

end

else if (Boolean Expression)

• statement a; /*if only one statement, begin and end can be omitted */



Verilog – IF Statement example

• 2x1 Multiplexer

```
module MUXBH (A, B, SEL, Gbar, Y);
input A, B, SEL, Gbar;
output Y;
                            /* since Y is an output and appears inside always,
reg Y;
                                       Y has to be declared as register) */
always @ (SEL, A, B, Gbar)
begin
                                       Α
    if (Gbar == 0 \& SEL == 1)
    begin
    Y = B;
                                      В
    end
                                     SEL
    else if (Gbar == 0 \& SEL == 0)
    Y = A;
                                     Gbar-
    else
                                      Y
    Y = 1'bz;
    end
endmodule
                                                                                 16
```

Verilog – CASE Statement

case (control expression) test value1: begin statement1; end test value2: default:

default statements endcase



Verilog – CASE Statement example

• Positive Edge-Triggered JK Flip-Flop





Verilog – FSM from a Single Always Block

```
module FSM(o, a, b);
                                                   Expresses Moore machine
output o;
                                                   behavior:
reg o;
                                                   Outputs are latched
input a, b;
reg [1:0] state;
                                                   Inputs only sampled at
                                                   clock edges
always @(posedge clk or reset)
 if (reset) state \leq 2'b00;
                                                   Non-blocking assignments
 else case (state)
                                                   used throughout to ensure
  2'b00: begin
                                                   coherency.
     state <= a ? 2′b00 : 2′b01;
                                                   RHS refers to values
     o <= a & b;
                                                   calculated in previous
  end
                                                   clock cycle
  2'b01: begin state \leq 2'b10; o \leq 0; end
endcase
```



Verilog - Design flow

- Verilog can be synthesized using various tools
 - Xilinx ISE (for Xilinx FPGAs)

- Verilog files (.v)
- Netlists (logical)
 - Logical Synthesis
- Physical programming file
 - Place & Route
 - Assign package pins





Synthesizable Verilog Codes

- Behavioral simulation is not enough!
- Verilog codes must be synthesizable
- Do not code Verilog like C

```
module verilog top(
          input clk,
          input a,
          input b,
          output reg c
           );
          always @(posedge clk or a)
          begin
             c \leq clk \& a \& b:
          end
       endmodule
                                  HDL Analvsis
  Analyzing top module <verilog top>.
😵 <u>ERROR</u>:Xst:902 - "<u>verilog top.v</u>" line 29: Unexpected a event in always block sensitivity list.
```

Synthesizable Verilog Codes

- Behavioral simulation is not enough!
- Verilog codes must be synthesizable
- Do not code Verilog like C

```
module verilog_top(
    input clk,
    input a,
    input b,
    output reg c
    );
    always @(posedge clk or negedge a)
    begin
        c <= clk & a & b;</pre>
```

```
end
```

```
endmodule
```

* H)L Analysis	*		
		=		
Analyzing top module <verilog_1< th=""><th>cop>.</th><th></th></verilog_1<>	cop>.			
ERROR:Xst:902 - "verilog_top.v	' line 29: Unexpected a event in always bl	ock sensitivity list.		

Synthesizable Verilog Codes

- Behavioral simulation is not enough!
- Verilog codes must be synthesizable
- Do not code Verilog like C

```
module verilog_top(
    input clk,
    input a,
    input b,
    output reg c
    );

    always @(posedge clk or negedge a)
    begin
        c <= clk & a & b;
end</pre>
```

endmodule

* HDL Analysis *
Analyzing top module <verilog_top>.

* <u>verilog_top.v</u>" line 31: The logic for <c> does not match a known FF or Latch template

Combinational Logic

- All inputs must be in the sensitivity list
- Must describe the output for all kinds of inputs
 - Otherwise a latch will be generated!
 - Latches are not preferred in logic designs
 - Be careful when using `if' statements or `case' statements





Sequential Logic

- `posedge' or `negedge' must be included in the sensitivity list
- FF with asynchronous reset
- FF with synchronous reset







Synthesizable Verilog code

- Always think about the hardware architecture first and then describe it in Verilog
- RTL (Register Transfer Level) Coding





Modeling FSMs Behaviorally

- There are many ways to do it
- Define the next-state logic combinationally and define the state-holding latches explicitly



• Moore Machine





- Moore Machine
 - 3 always blocks





end

always @(posedge clk or negedge rst)

module FSM(o, a, b, reset);
output o;
reg o;
input a, b, reset;
reg [1:0] state, nextState;

```
always @(a or b or state)
case (state)
2'b00: begin
nextState = a ? 2'b00 : 2'b01;
o = a & b;
end
2'b01: begin nextState = 2'b10; o = 0; end
endcase
```

Output o is declared a reg because it is assigned procedurally, not because it holds state

Combinational block must be sensitive to any change on any of its inputs

(Implies state-holding elements otherwise)







Synthesis Result

Device Utilization Summary					
Slice Logic Utilization	Used	Available	Utilization	Note(s)	
Number of Slice Registers	4,262	138,240	3%		
Number used as Flip Flops	4,238				
Number used as Latches	24				
Number of Slice LUTs	8,032	138,240	5%		
Number used as logic	7,664	138,240	5%		
Number using O6 output only	7,250				
Number using O5 output only	177				
Number using O5 and O6	237				
Number used as Memory	336	36,480	1%		
Number used as Dual Port RAM	133				
· · · · · · · · · · · · · · · · · · ·					



Synthesis Result

Synthesizing Unit <NOR FSM>. Related source file is "NOR ctrl/NOR FSM.v". WARNING:Xst:646 - Signal <MEM MASK> is assigned but never used. This unconnected sig Found finite state machine <FSM 6> for signal <state>. | States 15 | Transitions | 15 | Inputs 18 | Outputs | 5 | HCLK (rising_edge) | HRESETn (negative) l Clock l Reset | Reset type | synchronous | Reset State | 0000000000 | Reset State | 0000000000 | Power Up State | 0000000000 | Encoding | automatic | Implementation I LUT Found 1-bit register for signal <readv>. Found 32-bit register for signal <CFIFO ADDR 1>. Found 32-bit adder for signal <CFIFO ADDR 1\$share0000> created at line 125. Found 5-bit register for signal <CFIFO LEN 1>. Found 5-bit subtractor for signal <CFIFO LEN 1\$share0000> created at line 125. Found 11-bit up counter for signal <cnt>. Found 4-bit register for signal <DELAY CNT>. Found 4-bit subtractor for signal <DELAY CNT\$addsub0000>. Summary: inferred 1 Finite State Machine(s). inferred 1 Counter(s). inferred 42 D-type flip-flop(s). inferred 3 Adder/Subtractor(s). Unit <NOR FSM> synthesized.

Synthesis Result

Timing Summary:

Speed Grade: -2

Minimum period: 11.888ns (Maximum Frequency: 84.117MHz) Minimum input arrival time before clock: 10.698ns Maximum output required time after clock: 3.921ns Maximum combinational path delay: 3.246ns



RTL coding

• Can you implement it in Verilog?



