



# Cache Policy

- Write policy: WB or WT
- Cache line replacement policy
  - Round-robin
  - Pseudorandom
  - When victim counter reaches the max. vlaue, reset to the base value
- Allocation policy on a cache miss
  - Read-allocate
  - Read-write-allocate
- E.g., ARM920T: WB/WT, RR/PR, RA Xscale: WB/WT, RR, RA/RWA

## RR vs. Pseudorandom Replacement

- RR RR
  - (+) Predictability improved
  - (-) large change in performance for a small change in memory access

#### EX: ARM 940T Cache

- ♦ 4KB I-Cache
- ♦ 4 Sets, each set with 1KB
- ♦ 16B line size
- **♦** 64 B in a way

5

```
void cache RRtest(unsigned int times, unsigned int numset)
clock t count;
printf("Round Robin test size = \%d\r\n", numset);
enableRoundRobin();
cleanFlushCache();
count = clock();
readSet(times,numset);
count = clock() - count;
printf("Round Robin enabled = \%.2f seconds\r\n",
         (float)count/CLOCKS_PER_SEC);
enableRandom();
cleanFlushCache();
count = clock();
readSet(times, numset);
count = clock() - count;
printf("Random enabled = \%.2f seconds\r\n\r\n",
          (float)count/CLOCKS_PER_SEC);
```

```
int readSet( unsigned int times, unsigned int numset)
int setcount, value;
volatile int *newstart;
volatile int *start = (int *)0x20000;
  timesloop:
  MOV newstart, start
  MOV
          setcount, numset
  setloop:
  LDR value,[newstart,#0];
   ADD newstart, newstart, #0x40;
   SUBS setcount, setcount, #1;
   BNE setloop;
   SUBS times, times, #1;
   BNE timesloop;
                                 Cache_RRtest(0x10000, 64) vs.
return value;
                                 Cache_RRtest(0x10000, 65)?
```

## System Control Coprocessor 15

- Used to configure & control ARM cached cores
- Clean & Flush cache
  - Flush in ARM == Invalidate
    - Clear the valid bit in the cache line
  - Clean in ARM == Flush
    - Write dirby cache lines to memory
- Drain write buffer
- Cache lockdown

8

#### Cache Lockdown

- ♦ Improve the predictability but reduce the cache size
- Candidates for lockdown
  - Vector interrupt table
  - ISR
  - Performance critical code
  - Global variables (frequently used)

EX: I-Cache Locking

r0.start\_address : address pointer ADRI r1.end address r2,#lockdown\_base<<26 MOV ; victim pointer p15,0,r2,c9,c0,1 ; write ICache victim and lockdown base p15,0,r0,c7,c13,1 ; Prefetch ICache line ADD r0,r0,#32 ; increment address pointer to next ICache line ;; do we need to increment the victim pointer? ;; test for segment 0, and if so, increment the victim pointer ;; and write the ICache victim and lockdown base. r3,r0,#0xE0 ; extract the segment bits from the address r3,#0x0 ; test for segment 0 ADDEQ r2,r2,#0x1<<26 ; if segment 0, increment victim pointer MCREQ p15.0.r2.c9.c0.1 ; and write ICache victim and lockdown base :: have we linefilled enough code? ;; test for the address pointer being less than or equal to the ;; end\_address and if so, loop and perform another linefill CMP r0,r1 ; test for less than or equal to end\_address BLE : if not, loop ;; have we exited with r3 pointing to segment 0? ;; if so, the ICache victim and lockdown base has already been set to one :: higher than the last entry written. ;; if not, increment the victim pointer and write the ICache victim and ;; lockdown base. CMP ; test for segments 1 to 7 ADDNE r2,r2,#0x1<<26 ; if address is segment 1 to 7. MCRNE p15,0,r2,c9,c0,1 ; write ICache victim and lockdown base

## ARM 920T I-Cache Organization

♦ 16KB (512 lines \* 32 bytes, arranged as a 64way set associative cache)

