2007 Fall: Electronic Circuits 2

CHAPTER 10 Digital CMOS Logic Circuits

Deog-Kyoon Jeong

dkjeong@snu.ac.kr

School of Electrical Engineering Seoul National University

Introduction

- In this chapter, we will be covering...
 - Digital Circuit Design
 - Design and Performance Analysis of the CMOS Inverter



Digital IC technologies and logic-circuit families



- 10.1.1 Digital IC Technologies and Logic-Circuit Families

Brief remarks of four technology

- CMOS
 - Low static power dissipation.
 - High input impedance for temporary storage.
 - Device scaling possible for higher level of integration.
 - CMOS logic types: <u>complementary MOS (CMOS)</u>, <u>pseudo-</u> <u>NMOS</u>, <u>pass-transistor logic</u> and <u>dynamic CMOS logic</u>.
 - Bipolar

- Transistor-transistor logic (TTL or Schottky TTL)
- Emitter-coupled logic (ECL): suitable for high speed operation
- BiCMOS
 - GaAs

11/26/2007





- 10.1.2 Logic-Circuit Characterization

Power Dissipation

- Two types of power dissipation: static and dynamic
- Static power
 - The power that the gate dissipates in the absence of switching action
 - It results from the presence of a path in the gate circuit between the power supply and ground

Dynamic power

- Occurs when the gate is switched
- An inverter operated from a power supply V_{DD} and driving a load capacitance C, dissipates dynamic power P_D

$$P_D = f C V_{DD}^2$$

(*f* is the frequency at which the inverter is being switched)

- 10.1.2 Logic-Circuit Characterization

Delay-Power Product

 Goal: High speed performance combined with low power dissipation.

 Figure-of-merit for comparing logic-circuit technologies is the delay-power product, defined as





- 10.1.2 Logic-Circuit Characterization

Silicon Area

 An obvious objective in the design of digital VLSI circuits is the minimization of silicon area per logic gate.

Fan-In and Fan-Out

- The fan-in of a gate is the number of its inputs.
- A four-input NOR gate has a fan-in of 4.

 Fan-out is the maximum number of similar gates that a gate can drive while remaining within guaranteed specifications.

- 10.2.1 Circuit Structure

The CMOS logic inverter consists of a pair of complementary MOSFETs switched by the input voltage v_i



- 10.2.1 Circuit Structure



(a)

 V_{DD} r_{DSP} S_{P} S_{N} r_{DSN}

(b)

Figure 10.4 (a) The CMOS inverter and **(b)** its representation as a pair of switches operated in a complementary fashion.

 The source of each device is connected to its body, thus eliminating the body effect.

Usually, the threshold voltages V_{in}
 V_{ip} are equal in magnitude.

 Each switch is modeled by a finite on resistance, which is the source-drain resistance of the respective transistor, evaluated near |v_{DS}|=0,

$$r_{DSN} = \frac{1}{\left[k_n'\left(\frac{W}{L}\right)_n\left(V_{DD} - V_t\right)\right]}$$

$$r_{DSP} = \frac{1}{\left| \frac{k_{P}}{L} \right|_{p}} \left(\frac{W}{L} \right)_{p} \left(V_{DD} - V_{t} \right)$$

11/2

(c) 2007 DK Jeong

11/26/2007

- 10.2.2 Static Operation



- 10.2.2 Static Operation

Vol Matching condition Slope = -1 Symmetrical transfer $V_{OH} = V_{DD}$ characteristic $\left(\frac{\mathbf{W}}{\mathbf{L}}\right)_{n} = \frac{\mu_{n}}{\mu_{n}} \left(\frac{\mathbf{W}}{\mathbf{L}}\right)_{n}$ Equal driving capability for Slope = +1NMOS and PMOS Slope = -1Swing threshold is $V_{DD}/2$ in matched case. Noise margins in matched $V_{OL} =$ v_i V_{IH} case: $NM_{H} = NM_{L} = \frac{3}{8} \left(V_{DD} + \frac{2}{3} V_{t} \right)$ **Figure 10.5** The voltage transfer characteristic (VTC) of the CMOS inverter when Q_N and Q_P are matched. 11/26/2007 (c) 2007 DK Jeong 13/21

- 10.2.3 Dynamic Operation
- Capacitance calculations
 - The gate-drain overlap capacitance→2C_{gd}
 (2 arises because of the Miller effect.)
 - The drain-body capacitance $\rightarrow C_{db}$ (no miller effect)
 - The input capacitance of second inverter $\rightarrow C_{g3}+C_{g4}$ =(W·L)₃C_{ox}+(W·L)₄C_{ox}+C_{gsov3}+C_{gdov3}+C_{gsov4}+C_{gdov4}
 - The wiring capacitance $\rightarrow C_w$

11/26/2007

The total value of load capacitance C is given by

$$C = 2C_{gd1} + 2C_{gd2} + C_{db1} + C_{db2} + C_{g3} + C_{g4} + C_{g4}$$



 V_{DD}

VDD

1 iDN

- 10.2.3 Dynamic Operation
- Determining the propagation delays
 - Computing an average value for the discharge current during the interval t=0 to t=t_{PHL}
 - The average discharge current

$$i_{DN}|_{av} = \frac{1}{2} [i_{DN}(0) + i_{DN}(t_{PHL})]$$
 where,

$$i_{DN}(0) = \frac{1}{2} k'_{n} \left(\frac{W}{L}\right)_{N} (V_{DD} - V_{t})^{2}$$

$$i_{D}(t_{PHL}) = k'_{n} \left(\frac{W}{L}\right)_{n} \left[(V_{DD} - V_{t}) \frac{V_{DD}}{2} - \frac{1}{2} \left(\frac{V_{DD}}{2}\right)^{2} \right]$$

Assuming V_t=0.2V_{DD}, t_{PHL} is

$$t_{PHL} = \frac{C\Delta V}{i_{DN} \mid_{av}} = \frac{CV_{DD}/2}{i_{DN} \mid_{av}} \approx \frac{1.7C}{k'_n \left(\frac{W}{L}\right)_n V_{DD}}$$



(b)

 V_{DD}

 V_{DD}

 V_{DD}

0 t_{PHL}

11/26/2007

(c) 2007 DK Jeong



- 10.2.4 Dynamic Power Dissipation
- The dynamic power dissipated in the CMOS inverter is given by

$$P_D = f C V_{DD}^2$$

where *f* is the frequency at which the gate is switched.



Example 10.1

Consider a CMOS inverter fabricated in a 0.25-µm process for which $C_{ox} = 6$ fF/µm², µ_nC_{ox} = 115 µA/V², µ_pC_{ox} = 30 µA/V², V_{tn} = -V_{tp} = 0.4 V, and V_{DD} = 2.5 V. The W/L ratio of Q_N is 0.375 µm/0.25 µm, and that for Q_P is 1.125 µm/0.25 µm. The gate-source and gate drain overlap capacitances are specified to be 0.3 fF/µm of gate width. Further, the effective value of drain body capacitances are C_{dbn} = 1 fF and C_{dbp} = 1 fF. The wiring capacitance C_w = 0.2 fF. **Find t_{PHL}, t_{PLH}, and t_p.**

11/26/2007





