
Patch Clamp Chip



Nano Fusion Technology Lab.

<http://nftl.snu.ac.kr>


Seoul National Univ. MAE




Patch clamp chip 이란?

Patch clamping


Pipette Method





On-chip Patch clamp



Experiment Setup




Jig for vacuum suction



Setup with Patch clamping system

Design new Device



Fabrication



Nano Fusion Technology Lab.

<http://nftl.snu.ac.kr>

Seoul National Univ. MAE



Bulk Micromachining



Nano Fusion Technology Lab.
<http://nftl.snu.ac.kr>

Seoul National Univ. MAE



- The purpose of bulk micromachining
 - Selectively remove significant amounts of silicon from a substrate
 - Broadly applied in the fabrication of micromachined sensors, actuators, and structures
- Fabrication method: dry/wet etching
 - Undercut structures that are required to physically move
 - Form membranes on one side of a wafer
 - Make a variety of trenches, holes, or other structures


Bulk Micromachining

- Isotropic wet etching
- Anisotropic wet etching
- Xenon Difluoride Etching (XeF₂)
 - Isotropic dry etching
- Plasma/Reactive Ion Etching (RIE)
 - Anisotropic dry etching
- Deep Reactive Ion Etching (Deep RIE)


Bulk Micromachining Methods (1)

- Anisotropic wet etching
 - Anisotropic etchants etch much faster in one direction than in another
→ exposing the slowest etching crystal planes over time
 - (111) planes have the slowest etch rate
 - Several solutions:
 - Alkaline OH (KOH, NaOH)
 - Tetramethylammonium hydroxide (TMAH, $(\text{CH}_3)_4\text{NOH}$)
 - Ethylenediamine pyrocatechol (EDP, $\text{NH}_2(\text{CH}_2)_2\text{NH}_2 + \text{C}_6\text{H}_4(\text{OH})_2$)
 - Etching at concave corners on (100), stop at (111) intersections.
Convex corners are undercut


Anisotropic wet etching: (100) surface




Anisotropic wet etching: (110) surface



(100) Si Wet Etch




Nozzle



Diaphragm

Bulk Micromachining Methods (2) – Anisotropic Dry Etching


- Plasma/Reactive Ion Etching (RIE)
 - anisotropic dry etch process
 - Process in which chemical etching is accompanied by ion bombardment
 - Combination of physical and chemical etching



Typical parallel-plate reactive ion etching system


Bulk Micromachining Methods (3)

- Deep Reactive Ion Etching (Deep RIE)
 - Uses high density plasma to alternatively etch silicon and deposit etch resistant polymer on sidewall
 - Unconstrained geometry 90° side walls
 - High aspect ratio 1:30
 - Easily masked (PR, SiO₂)
 - Bosch process: sidewall passivation → etch → sidewall passivation → etch ...




Deep RIE Fabrication example (1)


- Fabrication example (deep trench)



350 μm -depth




100 μm -depth



80 μm -depth, 4.5 μm space width, 2 μm line width

Deep RIE Fabrication example (2)

- Fabrication example (IMU device)



Gyroscope



Accelerometer (170 μm -depth)

Surface Micromachining



Nano Fusion Technology Lab.

<http://nftl.snu.ac.kr>

Seoul National Univ. MAE






- What is surface micromachining ?
 - Surface micromachining is characterized by the fabrication of micromechanical structures from deposited thin films
 - Originally employed for integrated circuits
 - Used films: low-pressure chemical-vapor-deposition polycrystalline silicon, silicon nitride, silicon dioxide
- In the surface micromachining
 - Dry etching defines the surface features in the x, y plane, and wet etching released them from the plane by under cutting
 - Shapes in x, y plane are unrestricted by the crystallography of the substrate

Thin Film Deposition (1)


- Deposition
 - The transformation of vapors into solids, frequently used to grow solid thin film and powder materials
- Physical Vapor Deposition (PVD)
 - Direct impingement of particles on the hot substrate surface
 - Electron-beam Evaporation, Sputtering
- Chemical Vapor Deposition (CVD)
 - Convective heat and mass transfer as well as diffusion with chemical reactions at the substrate surfaces
 - More complex process than PVD
 - More effective in terms of the rate of growth and the quality of deposition
 - LP/AP CVD, Thermal/PE/Ph/LC CVD

Thin Film Deposition (2)


Type	Materials	Physics	Considerations
Spin-on	Organic		Thickness
Sputtering	Metals		Time Uniformity Cost Damage Contamination Adhesion
Chemical Vapor Deposition	Silicon Compounds		Material Choice
Doping	Conductors		

Surface micromachined devices

- Optical system




Surface micromachined micromirror
(MiSA SNU)




Actuated micromirror
for external cavity semiconductor lasers
(UC Berkeley)

Surface micromachined devices

- Microlock system



Microlock latch mechanism



Micromechanical lock pin actuator

(Sandia National Laboratories)

Photo Lithography




Nano Fusion Technology Lab.

<http://nftl.snu.ac.kr>

Seoul National Univ. MAE




Procedure





Lithography process (1)

- Basic step of photolithography



Lithography process (2)



Lithography process (3)

Develop photoresist

- develop the PR pattern on substrate



Hard bake

- harden the PR
- improve adhesion to substrate
- 20-30 min in the oven at 120-180 °C





Etch windows in barrier layer

- wet / dry etch




Remove photoresist




Mask to wafer alignment

- Alignment: Each mask following the first must be carefully aligned to the previous pattern on the wafer
- 3 degrees of freedom between mask and wafer: (x,y,q)
- Use alignment marks on mask to register patterns prior to expose



Device Fabrication (1)




Nitride deposition 1.2um

PR(AZ7720) coating 1.2um

Exposure & develope

Device Fabrication (2)




RIE process (nitride layer etching)
& Ashing

Wet etching (KOH)

Backside complete

PR(AZ7720) coating 1.2um

Device Fabrication (3)




Exposure & develop

Deep RIE (Nitride etching)
& Ashing


Oxidation (hole size reducing)
5000A

Device Fabrication (4)

Upper PDMS



Bottom PDMS



Device Fabrication (5)

Assemble all parts (plasma bonding)

