## Chapter 2-2: CPUs

Soo-Ik Chae

High Performance Embedded Computing

## Topics

- Memory systems.
  - Memory component models.
  - Caches and alternatives.
- Code compression.

#### Generic memory block



#### Simple memory model

- Core array is n rows x m columns.
- Total area  $A = A_r + A_x + A_p + A_c$ .
- Row decoder area  $A_r = a_r n$ .
- Core area  $A_x = a_x mn$ .
- Precharge circuit area  $A_p = a_p m$ .
- Column decoder area A<sub>c</sub> = a<sub>c</sub>m.

#### Simple energy and delay models

- Δ = Δ<sub>setup</sub> + Δ<sub>r</sub> + Δ<sub>x</sub> + Δ<sub>bit</sub> + Δ<sub>c</sub>.
  Setup delay is for the precharge circuitry
- Total energy  $E = E_D + E_S$ .
  - Static energy component E<sub>S</sub> is a technology parameter.
  - Dynamic energy  $E_D = E_r + E_x + E_p + E_c$ .

High Performance Embedded Computing

## Multiport memories





High Performance Embedded Computing

#### Kamble and Ghose cache power model



#### Figure 2. Some Components of a Static RAM

<u>Bit-line dissipations</u>: caused due to precharging in preparation for an access and then during the actual read or write. Based on [WiJo94] we derived the following equations:

 $\begin{array}{ll} C_{bit,\,pr} = \mathsf{N}_{rows} \cdot (0.5 \cdot \mathsf{C}_{d,Q1} + \mathsf{C}_{bit}) & (2) \\ C_{bit,\,r/w} = \mathsf{N}_{rows} \cdot (0.5) \ \mathsf{C}_{d,Q1} + \mathsf{C}_{bit}) + \mathsf{C}_{d,Qp} + \mathsf{C}_{d,Qpa} & (3) \\ \text{where } \mathsf{C}_{bit,pr}, \ \mathsf{C}_{bit,r/w} \text{ are the effective load capacitance of the} \\ \text{bit lines during precharging, and read/write to the cell. } \mathsf{C}_{d,Qx} \\ \text{is the drain capacitance of transistor } \mathsf{Q}_x \text{ and } \mathsf{C}_{bit} \\ \text{is the bit wire capacitance over the extent of a single bit cell. We assume a} \\ \frac{1}{2} \mathsf{V}_{dd} \\ \text{voltage swing on the bit lines.} \end{array}$ 

High Performance Embedded Computing

#### Kamble and Ghose cache power model

<u>Word–line dissipations</u>: caused due to assertion of the word select line by the word line drivers to perform the read or write

 $C_{\text{wordline}} = N_{\text{columns}} \cdot (2 \cdot C_{g'Q1} + C_{\text{wordwire}})$ (4) where  $C_{\text{wordline}}$  is capacitive load of the driver,  $C_{\text{wordwire}}$  is the word select line capacitance across the extent of a bit cell.

Dissipation in output lines: caused due to driving signals on the interconnects external to the cache.

<u>Input line dissipations</u>: caused due to transitions on the input lines and input latches.

We now enumerate the energy dissipated within a m-way set associative cache, with a total data capacity of D bytes, a tag size of T bits and a line size of L bytes. Let St denote the number of status bits per block frame. These status bits are implemented as a row of  $m \cdot St$  bits in a status RAM bank. The number of sets, S, is  $D/(L \cdot m)$ . The main components of energy dissipations are:

Capacity D	= SLm	[bytes]
Total Tag	= STm	[bits]

High Performance Embedded Computing

#### Kamble and Ghose cache power model

**Energy dissipated in the bit lines**, E<sub>bit</sub>, due to precharging, readout and writes is given by:

$$\begin{split} \mathsf{N}_{\mathsf{rows}} &= \mathsf{S} & \mathsf{N}_{\mathsf{columns}} = \mathsf{m} \cdot (\mathsf{8} \cdot \mathsf{L} + \mathsf{T} + \mathsf{St}) \\ \mathsf{E}_{\mathsf{bit}} &= \mathsf{0.5} \cdot \mathsf{V}_{\mathsf{dd}}^2 \cdot [\,\mathsf{N}_{\mathsf{bit},\,\mathsf{pr}} \cdot \mathsf{C}_{\mathsf{bit},\,\mathsf{pr}} + \mathsf{N}_{\mathsf{bit},\,\mathsf{w}} \cdot \mathsf{C}_{\mathsf{bit},\,\mathsf{r/w}} + \mathsf{N}_{\mathsf{bit},\,\mathsf{r}} \cdot \mathsf{C}_{\mathsf{bit},\,\mathsf{r/w}} + \\ & \mathsf{m} \cdot (\mathsf{8} \cdot \mathsf{L} + \mathsf{T} + \mathsf{St}) \cdot \mathsf{CA} \cdot (\mathsf{C}_{\mathsf{g},\mathsf{Qpa}} + \mathsf{C}_{\mathsf{g},\mathsf{Qpb}} + \mathsf{C}_{\mathsf{g},\mathsf{Qp}})] & (5) \\ & \text{where } \mathsf{N}_{\mathsf{bit},\mathsf{pr}}, \, \mathsf{N}_{\mathsf{bit},\mathsf{r}}, \, \mathsf{N}_{\mathsf{bit},\mathsf{w}} \text{ are the total number of bit line} \\ & \text{transitions due to precharging, reads and writes, CA is the} \\ & \text{total number of cache accesses.} \end{split}$$

**Energy dissipated in the word lines**,  $E_{word}$ , including energy expended in driving the gate of the row driver  $E_{word} = V_{dd}^2 \cdot CA \cdot m \cdot (L \cdot 8 + T + St) \cdot (2 \cdot C_{g, Q1} + C_{wordwire})$  (6)

**Energy dissipated in the output lines**,  $E_{output}$ , is the energy dissipated when driving interconnect lines external to the cache towards the cpu side or the memory side.

 $E_{aoutput} = 0.5 \cdot V_{dd}^2 \cdot (N_{out, a2m} \cdot C_{out, a2m} + N_{out, a2c} \cdot C_{out, a2c})$ 

High Performance Embedded Computing

#### Kamble and Ghose cache power model

#### Shiue and Chakrabarti cache energy model

- add\_bs: number of transitions on address bus per instruction.
- data\_bs: number of transitions on data bus per instruction.
- word\_line\_size: number of memory cells on a word line.
- bit\_line\_size: number of memory cells on a bit line.
- E<sub>m</sub>: Energy consumption of a main memory access.
- $\alpha$ ,  $\beta$ ,  $\gamma$ : technology parameters.

High Performance Embedded Computing

## Shiue/Chakrabarti, cont'd.

 $Energy = hit\_rate * energy\_hit + miss\_rate * energy\_miss$   $Energy\_hit = E\_dec + E\_cell$   $Energy\_miss = E\_dec + E\_cell + E\_io + E\_main$   $= Energy\_hit + E\_io + E\_main$   $E\_dec = \alpha * add\_bs$   $E\_dec = \alpha * add\_bs$   $E\_cell' = \beta * word\_line\_size * bit\_line\_size$   $E\_io = \gamma * (data\_bs * cache-line\_size + add\_bs)$   $E\_main = \gamma * data\_bs * cache\_line\_size$   $+ Em * cache\_line\_size$ 

### Register files

- First stage in the memory hierarchy.
- When too many values are live, some values must be spilled onto main memory and read back later.
  - Spills cost time, energy.
- Register file parameters:
  - Number of words.
  - Number of ports.



## Performance and energy vs. register file size.



### Caches

- Cache design has received a lot of attention in general purpose computer design
- Most of the lessons apply to embedded computer as well.
- Caches have a sweet spot: neither too small nor too large.

High Performance Embedded Computing

## Cache size vs. energy



High Performance Embedded Computing

#### Cache parameters

- Cache size:
  - Larger caches hold more data, burn more energy, take area away from other functions.
- Number of sets:
  - More independent references, more locations mapped onto each line.
- Cache line length:
  - Longer lines give more prefetching bandwidth, higher energy consumption.

High Performance Embedded Computing

# Wolfe/Lam classification of program behavior in caches

- Self-temporal reuse: same array element is accessed in different loop iterations.
- Self-spatial reuse: same cache line is accessed in different loop iterations.
- Group-temporal reuse: different parts of the program access the same array element.
- Group-spatial reuse: different parts of the program access the same cache line.

#### Multilevel cache optimization

- Gordon-Ross et al developed a method to optimize multilevel cache hierarchies, which adjust cache parameters in order:
  - Cache size.
  - Line size.
  - Associativity.
- Choose cache size for each level, then line size for each level, and finally associativity for each level.

High Performance Embedded Computing

#### Scratch pad memory

- Scratch pad is managed by software, not hardware.
  - Provides predictable access time.
  - Requires values to be allocated.
- It is a fixed part of the processor's memory space
- Use standard read/write instructions to access scratch pad.



encoding.

#### Terms

- Compression ratio:
  - Compressed code size/uncompressed code size \* 100%.
  - Must take into account all overheads.

High Performance Embedded Computing

## Wolfe/Chanin approach

- Object code is fed to lossless compression algorithm.
  - Wolfe/Chanin used Huffman's algorithm.
- Compressed object code becomes program image.
- Code is decompressed on-the-fly during execution.



## Wolfe/Chanin execution

- Instructions are decompressed when read from main memory.
  - Data is not compressed or decompressed.
- Cache holds uncompressed instructions.
  - Longer latency for instruction fetch.
- CPU does not require significant modifications.



High Performance Embedded Computing

## Huffman coding

- Input stream is a sequence of symbols.
- Each symbol's probability of occurrence is known.
- Construct a binary tree of probabilities from the bottom up.
  - Path from room to symbol gives code for that symbol.



### Compressed vs. uncompressed code

- Code must be uncompressed from many different starting points during branches.
- Code compression algorithms are designed to decode from the start of a stream.
- Compressed code is organized into blocks.
  - Uncompress at start of block.
- Unused bits between blocks constitute overhead (due to branch).



uncompressed



31

compressed

High Performance Embedded Computing

#### Block structure and compression

- Trade-off:
  - Compression algorithms work best on long blocks.
  - Program branching works best with short blocks.
- Labels in program move during compression.
- Two approaches:
  - Wolfe and Chanin used branch table to translate branches during execution (adds code size).
  - Lefurgy et al. patched compressed code to refer branches to compressed locations. (branch patching)

#### Compression ratio vs. block size



High Performance Embedded Computing

#### Pre-cache compression

- Decompress as instructions come out of the cache.
- One instruction must be decompressed many times.



 Program has smaller cache footprint.

### Encoding algorithms

- Data compression has developed a large number of compression algorithms.
- These algorithms were designed for different constraints:
  - Large text files.
  - No real-time or power constraints.
- Evaluate existing algorithms under the requirements of code compressions, develop new algorithms.

High Performance Embedded Computing

## Energy savings evaluation

- Yoshida et al. used dictionary-based encoding.
- Power reduction ratio:
  - N: number of instructions in original program.
  - m: bit width of those instructions.
  - n: number of compressed instructions.
  - k: ratio of on-chip/off-chip memory power dissipation.

$$P_{f/o} = 1 - \frac{N \lceil \log n \rceil + knm}{Nm}.$$

## Arithmetic coding



- Arithmetic coding maps symbols onto the real number line.
  - Can handle arbitrarily fine distinctions in symbol probabilities.
- Table-based method allows fixed-point arithmetic to be used.



#### Code and data compression

- Unlike (non-modifiable) code, data must be compressed and decompressed dynamically.
- Can substantially reduce cache footprints.
- Requires different trade-offs.

## Lempel-Ziv algorithm

- Dictionary-based method.
- Decoder builds dictionary during decompression process.
- LZW variant uses a fixed-size buffer.



39

High Performance Embedded Computing