Software-level Power-Aware Computing

Lecture 1

Embedded System Metrics

- Some metrics:
 - performance: MIPS, reads/sec etc.
 - power: Watts
 - cost: Dollars
 Nonrecurring engineering cost, manufacturing cost
 - size: bytes, # components, physical space occupied
 - Flexibility, Time-to-prototype, time-to-market
 - Maintainability, correctness, safety
- MIPS, Watts and cost are related
 - technology driven
 - to get more MIPS for fewer Watts
 - look at the sources of power consumption
 - use power management and voltage scaling

2

Low Power SW.1

Source: MS HPL J. Kim/SNU

Lecture Organizations

Lecture 1:

- Introduction to Low-power systems
- Low-power binary encoding
- Power-aware compiler techniques
- Lectures 2 & 3
 - Dynamic voltage scaling (DVS) techniques
 - OS-level DVS: Inter-Task DVS
 - Compiler-level DVS: Intra-Task DVS
 - Application-level DVS
 - Dynamic power management
- Lecture 4
 - Software power estimation & optimization
 - Low-power techniques for multiprocessor systems

3

Leakage reduction techniques

Why Low Power?







J. Kim/SNU

Low Power SW.1

Why S/W Techniques for Low Power?



Power Consumption in CMOS

Pсмоs = Pstatic + Pdynamic

- **Dynamic Power Consumption**
 - Charging and discharging capacitors
- Short circuit currents
 - Short circuit path between supply rails during switching

11

- Leakage current
 - Leaking diodes and transistors

Dynamic Power Consumption

$P_{dynamic} = K \times C_{out} \times V_{dd}^2 \times f$

K: activity factor C_{out}: total chip capacitance V_{dd}: supply voltage f: clock frequency

Reduce 1) switching activity 2) supply voltage

CMOS Inverter Example



- A: high -> low C_{out} x V_{dd}² drained from V_{dd} through I_p

 A: low -> high output capacitance discharged through I_N
- Power Consumption Directly Depends on Switching Activity

Low Power SW.1

J. Kim/SNU

Circuit Delay, Delta

- Delta ~ 1/f ~ V_{dd} / (V_{dd} V_t)^r
 - V_t: threshold voltage
 - *r* : saturation velocity index
 - For a small $V_{t.}$ f ~ $V_{dd}^{(r-1)}$

Low Power SW.1

J. Kim/SNU

Energy Consumption, E

- E = P x T
- If power P is decreased BUT time T is increased, energy E may increase as well.

15

13

Power Consumption in CMOS

14

Pcmos = Pstatic + Pdynamic

- Dynamic Power Consumption
 - Charging and discharging capacitors
- Short circuit currents
 - Short circuit path between supply rails during switching

16

- Leakage current
 - Leaking diodes and transistors

$$P_{\text{static}} = V I_{\text{leak}}$$
$$= V (I_{\text{sub}} + I_{\text{ox}})$$

Low Power SW.1

Leakage Current



Subthreshold Leakage, Isub



System-level Power Breakdowns [Shim 06]



Power consumption for running a streaming video application (W)

Roadmap

- ✓ Introduction to Low-power systems
- Low-power binary encoding
- Power-aware compiler techniques

Low Power Binary Encoding

- Switching activity reduction
 - Switching activity can account for over 90% of power dissipation of CMOS circuit. [Chandrakasan *et al*, '92]
- Goal of Low power binary encoding
 - Modify the binary encoding/representation so that the switching activity is reduced.
 - Target Areas:
 - -Op-code field
 - -Register field
 - -Bus

Low Power SW.1

J. Kim/SNU

Register Relabeling

- Goal
 - Assign register numbers to minimize the switching activities in register field



Register Relabeling

- General Approach
 - Collect the trace of register field usage information
 - Construct the Register Field Transition Graph (RFTG)

21

- Nodes: registers
- Edges: transitions
- Edge weights: relative frequency of corresponding edges
- Find new register number assignment that minimize the total bit changes.

23

Problem Formulation

- A register field transition graph (RFTG)
 - G = (V, E, w): $V = V_{reg} \cup V_{imm}$
- A relabeling function
 - find $f: V_{reg} \rightarrow V_{reg}$, to minimize the following cost metric





where, w(e) is the weight of edge e

Register Relabeling

- Alternatives:
 - · Mehta's method: Immediate field not considered
 - · Woo's method: Immediate field considered



Register Relabeling Heuristics

- Relabeling is a NP-hard problem
 - _NC₂ possible choices for each pair of exchanging candidates
- Slack-based heuristic [Woo, '01]
 - Define slack value for each node (encoding) $slack(v_i, v_i) = |h(v_i, v_i) - 1| \cdot w(e)$
 - Exchange the encoding between most promising candidates until no more reduction is obtained from exchanging encoding
- Greedy method [Woo, '01]
 - Exchange randomly but undo the exchange if no gain is obtained from it

Low Power SW.1

J. Kim/SNU

Experiment (Switching Activity)

- Simulation environment
 - SimpleScalar simulator is used
 - Benchmark
 - SPEC95 int and SPEC95 fp
 - UTDSP benchmark
 - MPEG2 decoder with video only streams
- Result
 - % of switching activity

Program	No relabeling	Mehta relabelling	New relabelling
SPEC95 geometric mean	1.0	0.96	0.91
applu	1.0	0.96	0.90
compress	1.0	0.96	0.89
gcc	1.0	0.98	0.93
UTDSP geometric mean	1.0	0.93	0.91
adpcm	1.0	0.93	0.92
histogram	1.0	0.91	0.87
turbo3d	1.0	0.96	0.93
MPEG2 decoder	1.0	0.91	0.86
Total average	1.0	0.94	0.89

Experiment (Energy Reduction)

26

- Environment
 - Target architecture : ARM7TDMI
 - Measurement Tool : SES (SNU Energy Scanner) board



Experiment (Energy Reduction)

• Effect of register relabeling at Instruction level

				_		
D/	Inst/Data	Energy		D/I	Inst/Data	Energy
1	e02 <mark>22</mark> 098	1011.946950		1	e02 <mark>88</mark> 092	1100.673882
1	e1d <mark>38</mark> 0f8	1064.029688		1	e1d <mark>92</mark> 0f8	997.394383
1	e1dc00f8	906.189522		1	e1dc00f8	941.629293
1	e02 <mark>22</mark> 098	1077.069527		1	e02 <mark>88</mark> 092	1055.144933
1	e1d300fa	1062.568274		1	e1d <mark>9</mark> 00fa	982.343107
1	e1dc80fa	944.328240		1	e1dc20fa	932.772563
1	e02 <mark>22</mark> 098	1010.444222	Relabeling	1	e02 <mark>88</mark> 09 <mark>2</mark>	1080.059544
1	e1d300fc	1065.396874		1	e1d900fc	1010.521764
1	e1dc <mark>8</mark> 0fc	899.009519		1	e1dc20fc	922.440499
1	e02 <mark>22</mark> 098	1083.144593		1	e02 <mark>88</mark> 09 <mark>2</mark>	994.389910
1	e1d <mark>3</mark> 00fe	1062.473957		1	e1d900fe	1002.936386
1	e1dc <mark>8</mark> 0fe	950.174787		1	e1dc <mark>2</mark> 0fe	902.043706
1	e02 <mark>22</mark> 098	1088.944918		1	e02 <mark>88</mark> 09 <mark>2</mark>	1016.250972
1	e1d <mark>38</mark> 1f0	1052.254592		1	e1d <mark>92</mark> 1f0	1006.228806
1	e1dc01f0	928.342904		1	e1dc01f0	903.564458
1	e02 <mark>22</mark> 098	1075.622301		1	e02 <mark>88</mark> 092	992.725140
1	e28 <mark>33</mark> 012	1068.433202		1	e28 <mark>99</mark> 012	977.829571
1	e1520001	945.908777		1	e1580004	1155.485459
Тс	tal energy	: 480.80mJ	29	То	tal energy	: 456.53mJ
SW.1						

Experiment (Energy Reduction)

- Result
 - Benchmark : TI C6000 Benchmark
 - Up to 5% energy reduction



Related Work

- Register Relabeling
 - Kandemir [Kandemir et al, '00]
 - Similar to Mehta
 - Give more time efficient heuristics
- Low power opcode encoding [Kim et al, '99]

31

Conclusion

- Register relabeling with immediate values.
- Energy reduction without H/W modification
- Energy reduction with simple modification of binary codes
- Energy reduction up to 5% in CPU

References

- Chandrakasan, T. Shyng, and R. W. Brodersen, "Low power CMOS Digital Design", IEEE Journal of Solid State Circuits, 1992
- S. Kim, and J. Kim, "Opcode Encoding for Low Power Instruction Fetch", IEE Electronic Letters, 1999
- H. Mehta, R. M. Owens, M. Irwin, R. Chen, and D. Ghosh, "Techniques for Low Energy Software", Proc of ISLPED, 1997
- Ching-Long Su, Chi-Ying Tsui, and Alvin M. Despain, "Low Power Architecture Design and Compilation Techniques for High-Performance Processors", Proc of COMPCON, 1994
- M. Kandemir, N. Vijaykrishnan, M. J. Irwin, W. Ye, and I. Demirkiran, "Register relabeling : A post-compilation technique for energy reduction", Proc of the Workshop on Compilers and Operating Systems for Low Power, 2000
- S. Woo, J. Yoon, and J. Kim, "Low-Power Instruction Encoding Techniques", Proc of SoC Design Conference, 2001

33

Low Power SW.1	
----------------	--

J. Kim/SNU

Roadmap

- ✓ Introduction to Low-power systems
- Low-power binary encoding
- Power-aware compiler techniques

Low Power SW.1

34

J. Kim/SNU

Power-aware compiler techniques (for VLIW processors)

- Many mobile devices are designed using VLIW processors for high performance, which usually consume more power than single-issue processors.
- Operation rearrangement in VLIW instruction fetches
 - A post-past optimization technique
 - Reduce switching activities by rearranging operations in each VLIW instruction.
- Battery-aware balanced modulo scheduling
 - Effective battery utilization depends on current fluctuation
 - -Less fluctuation leads to longer battery lifetime

35

Reduce power fluctuation

Operation Rearrangement in VLIW Instruction Fetches

Basic idea



VLIW instruction encoding: uncompressed

	IntU	IntU	FpU	FpU	MemU	MemU	CmpU	BrU
IADD /*IntU*/ FADD /*FpU*/ LOAD /*MemU*/	IADD	NOP	FADD	NOP	LOAD	STORE	NOP	NOP
STORE /*MEMU*/	ISUB	IMUL	NOP	NOP	NOP	NOP	NOP	NOP
ISOB /*IntU*/ IMUL /*IntU*/	IADD	NOP	NOP	NOP	NOP	NOP	NOP	BEG
IADD /*IntU*/ BEG /*BrU*/								
	NOP	IADD	NOP	FADD	STORE	LOAD	NOP	NOP
Alternative encoding	IMUL	ISUB	NOP	NOP	NOP	NOP	NOP	NOP
	IADD	NOP	NOP	NOP	NOP	NOP	BEG	NOP
Low Power SW.1			38					J. Kir

VLIW instruction encoding: compressed



Machine model External Memory OP Memory block is fetched from the main memory OP b_{mem}-bit through the b_{mem}-bit width instruction bus width bus OP on cache-miss. **Internal Cache** Because of the compressed encoding Ins Ins Ins format, several VLIW instructions are b_{cache}-bit fetched together in a single fetch width bus Ins Ins Ins from the instruction cache. VLIW A fetch packet consists of N operations, **Processor Core** and b_{mem} = b_{cache}/N 40 J. Kim/SNU Low Power SW.1

Problem formulation

Problem

how to reorder given VLIW instructions to reduce the number of bit transitions between successive instruction fetches.



Local Operation Rearrangement (LOR) : each basic block is independently considered. Global Operation Rearrangement (GOR) : all the basic blocks are simultaneously considered.

41

Low Power SW.1

J. Kim/SNU

LOR problem

 $SW^{B} = SW^{B}_{cache} + \alpha \cdot SW^{B}_{mem}$

 α is the load capacitance ratio of the external instruction bus to the internal instruction bus.

SW^B_{cache} is the number of bit changes at the internal instruction bus.

SW^B_{mem} is the number of bit changes at the external instruction bus.

42

Low Power SW.1

J. Kim/SNU

LOR problem



Solution for LOR



Solution for LOR

We find the shortest path from START to END, which is the solution of operation rearrangement to minimize the SW^B
 A node v_{i+1} in graph

FP^B_{i+1.2}

FP^B_{i+13}

END

FP.^B

J. Kim/SNU

finds the node v_i through which the shortest path from START to the node v_{i+1} should pass.

Low Power SW.1



47

45

GOR problem

- All the basic blocks in a program are simultaneously considered
 - how many times each basic block is executed.
 - how often each basic block experiences cache misses.
 - how basic blocks are related each other.

 $SW^{S} = \sum \sum SW^{inter}_{BB}(bb_{i},bb_{j}) + \sum SW^{intra}_{BB}(bb_{i})$

 SW^{inter}_{BB} and SW^{intra}_{BB} is represented by SW^{inter}, SW^{intra}, weight of each basic block, and cache miss rate.

```
Low Power SW.1
```

J. Kim/SNU

Heuristic for GOR

- All the basic blocks are not equally treated.
 - Basic blocks with larger effects on the total switching activity are more thoroughly reordered than ones with smaller effects.
- Not all the equivalent basic blocks in EQ(bb_i) are tried to find an optimal solution.
 - Only *N_{cand}* equivalent basic blocks are created and included in graph.

Experiment

TMS320C6201

- Fixed-point DSP
- VLIW processor that can specify eight 32-bit operations in a single 256-bit instruction.
- Use a compressed encoding



Experimental results



For our benchmark programs, the bit transitions was reduced by 34% on an average.

49	J. Kim/SNU	Lov	v Power SW.1	50	J. Kim/SNU
----	------------	-----	--------------	----	------------

Conclusion

- Described a post-pass optimal operation rearrangement method for low-power VLIW instruction fetch.
 - The switching activity was reduced by 34% on an average.
- Future works
 - The phase-ordering problem between the operation rearrangement and other compiler optimization steps.
 - Operation rearrangement problem in superscalar processors.

51

Battery-Aware Modulo Scheduling for VLIW Processors

Power Fluctuation

- In VLIW processors, power fluctuation significantly depends on the parallel schedule generated by compilers
- · Closely related to battery-lifetime
 - As current fluctuation becomes larger, battery lifetime becomes shorter
- · Battery-aware balanced modulo scheduling
 - Traditional power-unaware modulo scheduling algorithm is modified so that the power fluctuation is reduced
 - No performance loss nor additional energy consumption

53

Low Power SW 1	
----------------	--

Power Fluctuation



- step power
 - differences in the instantaneous power between consecutive cycles
 - Inductive noise *L*•*di*/*dt* (voltage glitch induced at power/ground buses) ⇒ timing & logic errors

```
Low Power SW.1
```

J. Kim/SNU

Step-power Aware Compilation

- Programs spend most of the execution time in loops
 - Optimizing compilers (for VLIWs) perform software pipelining to shorten the execution time of loops
- The traditional power-unaware software pipelining can be modified so that the <u>power fluctuation is</u> <u>reduced</u>
- Quite effective in reducing the power fluctuation
 - The compiler can fully control the usage of all the FUs in a VLIW processor

55

VLIW machine model & power model

- MIPS-like integer pipeline, UltraSPARC-like FPU pipeline
- 8-issue VLIW model
 - 1 integer ALU, 2 load/store unit, 1 integer MPY/DIV
 - 2 FP ALU, 2 FP MPY/DIV
- 16-issue VLIW model : # of each FU is doubled
- Use instruction-level power model
 - ignore inter-instruction effect
- The proposed algorithm can be easily extended to work with more accurate power model
 - does not depend on a particular power model

J. Kim/SNU

Low Power SW.1

Software pipelining

- Aggressive fine-grained loop scheduling technique
- For VLIW processors (e.g., Intel IA-64, TI C6x, ...)
- Essentially, equivalent to retiming technique used in VLSI synthesis
- Overlaps the execution of multiple iterations in a pipelined fashion



 <u>Modulo scheduling</u> is one of the scheduling algorithms for implementing software pipelining

	51	
Low Power SW 1		J Kim/SNU
		0.1411/0110

Traditional modulo scheduling formulation

- II : the length of an iteration of parallelized loop body
- $\sigma(op,i)$: execution cycle when the instance of operation op in iteration i is begin to execute
- Periodicity constraint : σ(op,i) = σ(op,0) + II i
- Goal : find the minimum II and a corresponding schedule $\sigma(op,0)$ for each v subject to dependence constraint and resource constraint



Power-aware modulo scheduling

Our goal

Given the II (found by traditional MS algorithm), find the schedule such that the <u>power</u> consumption distribution is as **flat** as possible

59

• No performance loss; no additional energy consumption







power-aware schedule

Low Power SW.1

J. Kim/SNU

Cycle-by-cycle power dissipation



Experiment setting

- Base algorithm
 - Iterative Modulo Scheduling (IMS) [Rau, MICRO'94]
 - Outperforms most of other MS algorithms
- Our power-aware algorithm : Balanced IMS (BIMS)
- Battery lifetime model [Pedram, DAC'99]
- SPEC95 FP benchmark programs
- SPARC-based VLIW testbed [Moon, MICRO'97]
 - 8 & 16-issue VLIW

Low Power SW.1

Power distribution for 8-issue VLIW



Power distribution for 16-issue VLIW

61



Battery lifetime: 31% increased

Conclusion

- Quite effective in reducing the power fluctuation
 - The compiler can fully control the usage of all the FU in a VLIW processor
- Battery lifetime increases significantly
 - 29% for 8-issue VLIW
 - 31% for 16-issue VLIW

63

J. Kim/SNU

References

- D. Shin and J. Kim, "Operation Rearrangement for Low Power VLIW Instruction Fetch", Proc of DATE, 2001
- H.-S. Yun and J. Kim, "Power-Aware Modulo Scheduling for High-Performance VLIW Processors", Proc of ISLPED, 2001

65

Low Power SW.1

J. Kim/SNU