

# Bounded Dataflow Networks and Latency Insensitive Circuits

Arvind

Computer Science and Artificial Intelligence  
Laboratory

MIT


Based on the work of Murali Vijayaraghavan  
and Arvind [MEMOCODE 2009]

November 17, 2009

<http://csg.csail.mit.edu/korea>

L22-1

## Modeling of a processor on an FPGA



- ◆ Multiported register file maps poorly on FPGAs
- ◆ Can we map it as a multicycle operation into BRAMs?

- ◆ CAM for TLBs map poorly on FPGAs
- ◆ Can we implement CAMs as sequential search using BRAMs?

- ◆ Divide and multiply are resource hogs
- ◆ Can we pipeline or implement them as a multicycle operation


How to do these refinements to Synchronous Sequential Machines (SSMs) without affecting the overall correctness

November 17, 2009

<http://csg.csail.mit.edu/korea>

L22-2

## Conventional “modular refining” methodology




- ◆ Requires re-verification
- ◆ Besides, in our processor example, after the ad-hoc changes, what are we modeling?

November 17, 2009

<http://csg.csail.mit.edu/korea>

L22-3

## True modular refinement



Ability to replace any module by an “equivalent” module without affecting the overall correctness

November 17, 2009

<http://csg.csail.mit.edu/korea>

L22-4

## Theory of Latency Insensitive Designs by Carloni et. al

[ICCAD99, IEEE-TCAD01]


- ◆ A method to reduce critical wire delays by adding buffers
  - Module is treated as a black-box and wrapped to make it latency-insensitive to input/output wire latencies
- ◆ Our goal is to also permit refinements that may change the timing of a module

November 17, 2009


<http://csg.csail.mit.edu/korea>

L22-5

### Carloni's method



Make a cut to include the wires of interest (some restrictions on cuts)



Create wrappers and insert buffers or FIFOs


In patient SSMs the state change can be controlled by an external wire

November 17, 2009

<http://csg.csail.mit.edu/korea>

L22-6

## Bounded Dataflow Networks (BDNs)




November 17, 2009

<http://csg.csail.mit.edu/korea>

L22-7

## Primitive BDN Example 1: Combinational Gate



$$c(t) = f(a(t), b(t))$$

```
rule OutC when (~a.empty ∧
                  ~b.empty ∧ ~c.full)
    ⇒ c.enq(f(a.first, b.first));
    a.deq; b.deq
```


The figure does not represent  
all the control logic necessary  
to implement a BDN

November 17, 2009


<http://csg.csail.mit.edu/korea>

L22-8

## Circuit generated for the Gate BDN




## Primitive BDNs Example 2: Register



## BDN Input/Output notation

- ◆  $I_i(n)$  represents the  $n^{\text{th}}$  values enqueued in input buffer  $I_i$   
 $I(n)$  represents the  $n^{\text{th}}$  values enqueued in all input buffers
- ◆  $O_j(n)$  represents the  $n^{\text{th}}$  values dequeued from output buffer  $O_j$   
 $O(n)$  represents the  $n^{\text{th}}$  values dequeued from all output buffers



November 17, 2009

<http://csg.csail.mit.edu/korea>

L22-11

## Implementing an SSM as a BDN

- ◆ Time is converted into enqueues into input FIFOs and dequeues from output FIFOs

- $I(t)$  input into an SSM corresponds to the  $t^{\text{th}}$  enqueues in the input FIFOs of the BDN
- $O(t)$  output of an SSM corresponds to the  $t^{\text{th}}$  dequeues from the output FIFOs of the BDN

This separates the timing and functionality in a BDN  
 $\Rightarrow$  makes BDNs an asynchronous framework

November 17, 2009

<http://csg.csail.mit.edu/korea>

L22-12

## BDN Implementing an SSM



A BDN is said to *implement* an SSM iff


1. There is a bijective mapping between inputs (outputs) of the SSM and BDN
2. The output histories of the SSM and BDN match whenever the input histories match
3. The BDN is *deadlock-free*

November 17, 2009

<http://csg.csail.mit.edu/korea>

L22-13

## Implementing a network of SSMs



Is this transformation correct?


November 17, 2009

<http://csg.csail.mit.edu/korea>

L22-14

## Implementing an SSM as a BDN

### Example 3: A combinational circuit




```
rule OutCD when(¬a.empty ∧ ¬b. empty ∧ ¬c.full ∧ ¬d.full)
    ⇒ c.enq( f( a.first, b.first ) ); d.enq(b.first); a.deq; b.deq
```

November 17, 2009

<http://csg.csail.mit.edu/korea>

L22-15

## Network with the combinational circuit node




```
rule OutCD when(¬a.empty ∧ ¬b. empty ∧ ¬c.full ∧ ¬d.full)
    ⇒ c.enq( f( a.first, b.first ) ); d.enq(b.first); a.deq; b.deq
```

November 17, 2009

<http://csg.csail.mit.edu/korea>

L22-16

## Another BDN implementation



```

rule OutC when(¬cDone ∧ ¬a.empty ∧ ¬b. empty ∧ ¬c.full)
    ⇒ c.enq( f( a.first, b.first ) ); cDone ← True
rule OutD when(¬dDone ∧ ¬b. empty ∧ ¬d.full)
    ⇒ d.enq( b.first ); dDone ← True
rule Finish when(cDone ∧ dDone)
    ⇒ a.deq; b.deq; cDone ← False; dDone ← False
  
```


No deadlock!

November 17, 2009

<http://csg.csail.mit.edu/korea>

L22-17


## Example 2 Revisted: Register



```

Initial: r ← r0
rule OutB when(¬a.empty ∧ ¬b.full)
    ⇒ b.enq(r); r ← a.first; a.deq
  
```

## Network with a single register node




November 17, 2009

<http://csg.csail.mit.edu/korea>

L22-18

## BDN for a register avoiding deadlocks



```


Initial: r ← r0; bDone ← False
rule OutB when(¬bDone ∧ ¬ b.full)
    ⇒ b.enq(r); bDone ← True
rule Finish when(bDone ∧ ¬ a.empty)
    ⇒ r ← a.first; a.deq; bDone ← False
  
```

November 17, 2009

<http://csg.csail.mit.edu/korea>

L22-19

## No-Extraneous Dependency (NED) property



November 17, 2009

<http://csg.csail.mit.edu/korea>

L22-20

## Example 3: A shift register

$r1(t+1) = a(t); r2(t+1) = r1(t);$   
 $b(t) = r2(t)$   
initially  $r1(0)=r1_0, r2(0)=r2_0$

Two BDN implementations

November 17, 2009      http://csg.csail.mit.edu/korea      L22-21

## A shift register: Two Implementations

Implementation 1


Initial:  $r1 \leftarrow r1_0; r2 \leftarrow r2_0; bDone \leftarrow \text{False}$   
rule OutB when( $\neg bDone \wedge \neg b.\text{full}$ )  
 $\Rightarrow b.\text{enq}(r2); bDone \leftarrow \text{True}$   
rule Finish when( $bDone \wedge \neg a.\text{empty}$ )  
 $\Rightarrow r1 \leftarrow a.\text{first}; r2 \leftarrow r1; a.\text{deq}; bDone \leftarrow \text{False}$

Implementation 2

Initial:  $r1 \leftarrow r1_0; r2 \leftarrow r2_0; aCnt \leftarrow 0; bCnt \leftarrow 0;$   
rule Out1 when( $bCnt=0 \wedge \neg b.\text{full}$ )  
 $\Rightarrow b.\text{enq}(r2); bCnt \leftarrow 1$   
rule Out2 when( $bCnt=1 \wedge \neg b.\text{full}$ )  
 $\Rightarrow b.\text{enq}(r1); bCnt \leftarrow 2$   
rule In1 when( $bCnt=2 \wedge aCnt=0 \wedge \neg a.\text{empty}$ )  
 $\Rightarrow r2 \leftarrow a.\text{first}; a.\text{deq}; aCnt \leftarrow 1$   
rule In2 when( $bCnt=2 \wedge aCnt=1 \wedge \neg a.\text{empty}$ )  
 $\Rightarrow r1 \leftarrow a.\text{first}; a.\text{deq}; aCnt \leftarrow 0; bCnt \leftarrow 0;$

November 17, 2009      http://csg.csail.mit.edu/korea      L22-22

## A network with a shift register



Implementation 2 will  
Deadlock if FIFO size is 1!

Implementation 2 does not dequeues its  
inputs every time it produces an output

*Not self cleaning*

November 17, 2009

<http://csg.csail.mit.edu/korea>

L22-23

## Self-Cleaning (SC) property

If the BDN has enqueued all its  
outputs, it will dequeue all its inputs

November 17, 2009

<http://csg.csail.mit.edu/korea>

L22-24

## Latency-Insensitive BDN (LI-BDN)

- ◆ A BDN implementing an SSM is an LI-BDN iff it has
  - No extraneous dependencies property
  - Self cleaning property


**Theorem:** A BDN where all the nodes are LI-BDNs will not deadlock

November 17, 2009

<http://csg.csail.mit.edu/korea>

L22-25

## Implementation of a network of SSMs - revisited



This transformation is correct if each  $BDN_i$  implements  $SSM_i$  and is *latency insensitive*

Next lecture – how to do modular refinement using BDNs

November 17, 2009

<http://csg.csail.mit.edu/korea>

L22-26