Embedded System Application 4190.303C

2010 Spring Semester

Serial Communication

Naehyuck Chang Dept. of EECS/CSE Seoul National University naehyuck@snu.ac.kr



- - Very low density even for a complete microprocessor core
 - Too expensive glue logic implementation when TTL is used
 - Companion chips



4008/4009	standard memory and I/O interface set
4040	4-bit Central Processor Unit with 60 instructions
4101	256 x 4 RAM
4201	clock generator
4265	programmable general purpose I/O device
4269	programmable keyboard display device
4289	standard memory interface
4308	1024-bit mask programmable ROM and four 4-bit I/O Ports
4316/2316	2048-bit ROM
4702/1702	2048-bit Erasable and Electrically Reprogrammable MOS ROM (Static)



- Companion chips continued until 16-bit microprocessors became popular
 - Z80 CPU, SIO, PIO, etc.
- Microcontrollers
 - I6-bit or 32-bit microprocessor cores
 - Enough transistor density to accommodate other necessary peripherals





Embedded Low-Power

aboratory

- System-on-chip (SoC) or system-on-a-chip
 - Integrating all components of a computer or other electronic system into a single chip
 - Microcontrollers usually have limited on-chip memory
 - Typical specifications
 - One microcontroller, microprocessor or DSP core(s)
 - Multiple-core systems are called MPSoC
 - Memory blocks including a selection of ROM, RAM, EEPROM and Flash
 - Timing sources including oscillators and phase-locked loops
 - Peripherals including counter-timers, real-time timers and power-on reset generators
 - Sector External interfaces including industry standards such as USB, FireWire, Ethernet, USART, SPI, etc.
 - Analog interfaces including ADCs and DACs
 - Voltage regulators and power management circuits
 - Peripherals actually differentiate the value of an SoC





How to promote a microprocessor?

- ARM-based microcontroller products
 - What makes the designer select a particular ARM-based microcontroller?
- Analog Devices (ARM7/ARM9/Cortex Family) <u>ADuC7019, ADuC7020, ADuC7021, ADuC7022, ADuC7024, ADuC7025, ADuC7026, ADuC7027, ADuC7032, ADuC7033, ADuC7128, ADuC7129</u>
- ARM (ARM7/ARM9/Cortex Family) Cortex-M1 (Altera)
- <u>Atmel</u> (ARM7/ARM9/Cortex Family)

AT91C140, AT91F40416, AT91F40816, AT91FR40162, AT91FR4042, AT91FR4081, AT91M40400, AT91M40800, AT91M40807, AT91M42800A, AT91M43300, AT91M55800A, AT91M63200, AT91R40008 AT91R40807, AT91RM3400, AT91RM9200, AT91SAM7A1, AT91SAM7A2, AT91SAM7A3, AT91SAM7S128 AT91SAM7S256, AT91SAM7S32, New! AT91SAM7S321, AT91SAM7S512, AT91SAM7S64, AT91SAM7SE256, AT91SAM7SE32, AT91SAM7SE512, AT91SAM7X128, AT91SAM7X256, AT91SAM7SE256, AT91SAM7SE32, AT91SAM7SE512, AT91SAM7X128, AT91SAM7X256, AT91SAM7SE256, AT91SAM7SE32, AT91SAM7SE512, AT91SAM7X128, AT91SAM7X256, AT91SAM7SE256, AT91SAM7XC256, AT91SAM9260, AT91SAM9261, AT91SAM9263, AT91SAM9R64, AT91SAM9RL64

- <u>Austria MicroSystems</u> (ARM7/ARM9/Cortex Family) AS3525
- <u>Cirrus Logic</u> (ARM7/ARM9/Cortex Family) CS740110-IQZ, CS740120-IQZ, CS740130-IQZ
- Freescale Semiconductor (ARM7/ARM9/Cortex Family) MAC7101, MAC7104, MAC7105, MAC7106, MAC7111, MAC7112, MAC7114, MAC7115, MAC7116, MAC7121, MAC7122, MAC7124, MAC7125, MAC7126, MAC7131, MAC7134, MAC7135, MAC7136, MAC7141, MAC7142, MAC7144, New! MC9328MX21, New! MCIMX27, MCIMX27L
- Luminary Micro (ARM7/ARM9/Cortex Family)

LM35101, LM35102, LM351110, LM351133, LM351138, LM351150, LM351162, LM351165, LM35132, LM351435, LM351439, LM351512, LM351538, LM351620, LM351635, LM351637, LM351751, LM351850, LM351937, LM351958, LM351960, LM351968, LM352110, LM352139, LM352471, LM352432, LM352965, LM352620, LM352637, LM352651, LM352730, LM352739, LM352939, LM352948, LM352950, LM352965, LM35301, LM35310, LM35315, LM35316, LM35317, LM35328, LM35601, LM35610, LM356206, LM356110, LM35612, LM35613, LM35613, LM356637, LM35618, LM35628, LM356420, LM356950, LM356957, LM356610, LM356633, LM356637, LM356730, LM356753, LM356938, LM356950, LM356952, LM356957, LM358610, LM35812, LM35812, LM35817, LM358938, LM358930, LM358950, LM358970, LM358071, LM358733, LM358738, LM358930, LM358938, LM358938, LM358962, LM3588970, LM358971

NXP (founded by Philips) (ARM7/ARM9/Cortex Family)

LH75400, LH75401, LH75410, LH75411, LH79520, LH79524, LH79525, LH7A400, LH7A404, LPC2101, LPC2102, LPC2103, LPC2104, LPC2105, LPC2106, LPC2109, LPC2109/01, LPC2114, LPC2119, LPC2124, LPC2139, LPC2131, LPC2131/01, LPC2132, LPC2132/01, LPC2134, LPC2134/01, LPC2136, LPC2136, LPC2136, LPC2136, LPC2136, LPC2136, LPC2136, LPC2136, LPC2136, LPC2236, LPC22014, LPC2240, LPC2200, LPC2290, LPC2292, LPC2294, LPC2364, LPC2366, LPC2366, LPC2378, LPC2387, LPC2388, LPC2460, LPC2468, LPC2470, LPC2340, LPC2380, LPC288, LPC2917, LPC2919, LPC3180, New! LPC3220, New! LPC3230, New! LPC3240, New! LPC3250

- OKI (ARM7/ARM9/Cortex Family) ML674000, ML674001, ML674002, ML674003, ML675001, ML675002, ML675003, ML67Q4050, ML67Q4051, ML67Q4060, ML67Q4061, ML696201, ML69Q6203
- Samsung (ARM7/ARM9/Cortex Family) S3C2410A, S3C2440A, S3C44B0X, S3C4510B, S3F4A0KR, S3F4A1HR, S3F4A2FR
- Sharp (ARM7/ARM9/Cortex Family) see NXP
- STMicroelectronics (ARM7/ARM9/Cortex Family)

 STA2051, New!
 STM32F101C6, New!
 STM32F101C8, STM32F101C8, STM32F101C8, STM32F101R6, STM32F101R6,

 STM32F101R8, New!
 STM32F101R0, New!
 STM32F101R6, STM32F101C7, New!
 STM32F101R6, STM32F101C7, New!

 STM32F101R8, STM32F101R8, STM32F101R8, New!
 STM32F101R0, New!
 STM32F101V0, New!
 STM32F101V0, New!

 STM32F101R8, STM32F101R8, STM32F1012C, New!
 STM32F101Z0, New!
 STM32F101Z6, STM32F103C8, STM32F103C8, STM32F103R6, STM32F103R6, STM32F103R6, STM32F103C8, STM32F103C8, STM32F103C8, STM32F103R0, New!
 STM32F103R6, STM32F103C8, NEM32F103R6, STM32F103R6, STM32F1037B, New!

 STM32F103V6, New!
 STM32F103V6, New!
 STM32F103V0, New!
 STM32F103V0, New!

 STM32F103V6, New!
 STM32F103V2, New!
 STM32F103V2, New!
 STM32F103Z6, STM32F103Z6, New!

 STM32F103V6, New!
 STM32F103Z0, New!
 STM32F103Z6, STM32F103Z6, STM32F103Z0, New!
 STM32F103Z6, STM32F103Z6, STM32F103Z6, New!

 STM32F103V5, New!
 STM32F103Z6, New!
 STM32F103Z6, STM32F102K32, STM31F04Z6, STM32F125FN1, STM325F27, STM35F27, STM35F27, STM35F27, STM35F27,

Texas Instruments (ARM7/ARM9/Cortex Family)

<u>TMS470R1A128, TMS470R1A256, TMS470R1A288, TMS470R1A384, TMS470R1A64, TMS470R1B1M, TMS470R1B512, TMS470R1B568</u>

- Winbond (ARM7/ARM9/Cortex Family) W90N740, W90N745, W90P710
- Zilog (ARM7/ARM9/Cortex Family) ZA9L





- Device selection points
 - Not only the CPU core is important!
 - Key to success for Core-A

9 Reasons to Love STR910FA !

- 1. Ethernet!
- 2. Very Large SRAM and Dual-Bank Flash Memories
- 3. 96 MIPS peak performance from ARM9E core
- 4. Efficient DMA and Rapid Data Flow
- 5. 1.2uA Max Real-Time Clock with Tamper Detection
- 6. Connectivity, Excellent Selection
- 7. Minimal External Components Required
- 8. Power Management

STR91xFA MCU family

9. Extensive Tools and Firmware Library Support

http://www.st.com/mcu/files/mcu/1208848572.pdf

32-bit ARM9-based Flash

January 2008

Flash (Bytes)

- SRAM (Bytes)
- Cache Memory (Bytes)
- LCD Controller
- Image Sensor Interface
- External Bus Interface
- SDRAM Interface
- MMU/MPU
- AES Engine (Bits)
- Triple DES Engine (Bits)
- USB Host Controller
- USB Device Controller
- Enhanced USART
- USART/DBGU
- SPI
- TWI
- SSC
- MCI

- CAN
- Ethernet MAC
- RTC/RTT
- ADC Channels
- DAC Channels
- Peripheral DMA Channels
- Max. Clock Speed (MHz)
- PWM Controller
- I/O Pins number
 - I/O Voltage Domain (V)
- High Current Pads
- 16-bit Timers
- Power-On-Reset
- Brown Out Detection
- On-chip RC Oscillator
- Crystal Oscillator/PLL
- Period Interval Timer
- Watchdog Timer



6

- There is a big gap between the component development and system development
 - Developers often consider solution support more importantly than the performance of the microprocessor core
 - System design solution is a bridge across a death valley







Serial Communication

- Communication
 - Data transmission between two different domains
 - On-chip-, on-board, in system, or inter system communications
- Parallel communication
 - Transmit and receive a byte or word data simultaneously with parallel links such as a printer port
- Serial communication
 - Parallel data → serialize → transmit → parallelize → parallel data
 - Better for long distance communication

 - ♀ Low signal conditioning cost
 - \bigcirc Speed penalty for serial transmission \rightarrow overcome by high bit rate







Serial Communication

- Transmit bits in a single channel
 - Simplex (one way)
 - Half-duplex (one direction at a time)
- A sequence of bits packet or character
 - Solution ASCII code 7 bits for 128 characters (alphabet, numerical, and control)
 - Binary code not necessarily be 8 bit multiple
 - Fixed length or variable length





Principle of Operation









Synchronous communication

- Use of the same clock is not feasible
- Direct transmission of the clock signal is not practical
- Send clock information with data
- Complex encoding but high bit rate
- DC balance









Synchronous communication

- Use of the same clock is not feasible
- Direct transmission of the clock signal is not practical
- Send clock information with data
- Complex encoding but high bit rate
- DC balance

Long packet is feasible









Asynchronous Serial Communication - UART

Asynchronous communication

- Use of lock clocks for both ends
- \bigcirc Local clocks are not synchronized → eventually skewed
 - ♀ Oversampling and re-synchronization with start and stop bit information
- Simple encoding but slow bit rate \rightarrow start and stop for every 8 bits
- Universal asynchronous receiver/transmitter
 - General purpose
- Baud rate
 - Generally 57600 bps, 115200 bps









Asynchronous Serial Communication - UART

Asynchronous communication

- Use of lock clocks for both ends
- \bigcirc Local clocks are not synchronized → eventually skewed
 - $\hfill \ensuremath{{\ensuremath{\square}}}$ Oversampling and re-synchronization with start and stop bit information
- Simple encoding but slow bit rate \rightarrow start and stop for every 8 bits
- Universal asynchronous receiver/transmitter
 - General purpose
- Baud rate
 - Generally 57600 bps, 115200 bps









General UART Definitions

- Bit time
 - The period of time required to serially transmit or receive 1 bit of data (1 cycle of the baud rate frequency)
- Start bit
 - The bit time of a logic 0 that indicates the beginning of a data frame
 - A start bit begins with a 1-to-0 transition, and is preceded by at least 1 bit time of logic 1
- Stop bit
- BREAK
 - A frame in which all of the data bits, including the stop bit, is logic 0
 - This type of frame is usually sent to signal the end of a message or the beginning of a new message







General UART Definitions

Frame

- A start bit followed by a specified number of data or information bits and terminated by a stop bit
- The most common frame format is 1 start bit followed by 8 data bits (least significant bit first) and terminated by 1 stop bit
- An additional stop bit and a parity bit also can be included
- Framing error
 - An error condition that occurs when the stop bit of a received frame is missing
 - Usually when the frame boundaries in the received bit stream are not synchronized with the receiver bit counter
 - Framing errors can go undetected if a data bit in the expected stop bit time happens to be a logic
 1
 - A framing error is always present on the receiver side when the transmitter is sending BREAKs
 - However, when the UART is programmed to expect 2 stop bits and only the first stop bit is received, this is not a framing error by definition





General UART Definitions

- Parity error
 - An error condition that occurs when the calculated parity of the received data bits in a frame does not match the parity bit received on the RXD input
 - Parity error is calculated only after an entire frame is received
- Overrun error
 - An error condition that occurs when the latest character received is ignored to prevent overwriting a character already present in the UART receive buffer (RxFIFO)
 - An overrun error indicates that the software reading the buffer (RxFIFO) is not keeping up with the actual reception of characters on the RXD input





UART Architecture

- Functional block diagram
 - Serializer 0
 - CPU interface
 - From the perspective of CPU, the whole module is a memory which can be read (Rx) and written (Tx) with 9 control registers
 - Each registers are assigned with a fixed address in a on-chip bus address space 9
 - Baud rate generator
 - Provides clocks for Rx/Tx modules 9
 - Generates a high frequency up-sampling clock 9 for the Rx module
 - FIFOs and interrupt control
 - CPU cannot keep polling the availability of 9 shift registers





UART Architecture





Terminal and Terminal Emulator

- Dummy terminal
- Terminal emulator







8 20C 15.0 [Sta	ederd.zec)							
File Edit View Lo	aging Transfe	er Sorget	Options Help					
12-11.8	n m 194		- III 2 - W	it i	100	11	ie ia i	
a intrabation D	utore # 54	ed Textos	Hen" Call DES	ton Ho	d Directory		nch Notepa	Ine
# Run Sample Solp	*							
reserved a state of the second	mschmidt mschmidt mschmidt mschmidt mschmidt mschmidt mschmidt mschmidt mschmidt comfig COPPIM COPPIM descri esc. esc. esc. keyboas keybaa keybaa keybaa keybaa keybaa	macheri eschei macheri macheri macheri macheri macheri eschei de Ja ce c-20030 re-in Schei schei re-in Schei schei re-in Schei schei re-in Schei schei re-in Schei re-in Schei	de 104917 Au de 135391 Au de 135391 Au de 135391 Au de 13637817 Au de 13637817 Au de 4096 Au de 4006 Au de	g 2555529222 855500 g 25552922 855500 repart of a 25500 repart of a 255000 repart of a 255000000 repart of a 2550000000000000000000000000000000000	11:29 11:29 11:29 11:29 07:52 10:01 10:01 17:10 % ts.c #ts.c	831800 911800 9318000 9318000 9318000 9318000 9318000 9318000 9318000 93180000 9318000000000000000000000000000000000000	41.3PG 14.3PG 15.3PG 27.3PG 27.3PG 27.3PG 4.4.0 44.0 44.0 44.0 44.0 44.0 44.0 44.0 44.0 44.0 44.0 44.0 44.0 44.0 40.0	wFull.tar.gr vt52.c vt52.c vt52.e vttest.i vttest.i sterm.c sterm.e
Secure Shell	Lina	Znoden	P120004081.06		00-03-39	00x25	17.32.46	25.00.04





Embedded Low-Power Laboratory

DTE and DCE

- Data terminal equipment
- Data circuit-terminating equipment





aboratory

EIA RS232

- International standard for serial communication
- Connection and signal characteristics
- Data terminal equipment and data communication equipment
- Logic 1 (marking)
 - -3 V to -25 V with respect to signal ground
- Not assigned
 - between -3 V and +3 V (a transition region)





TTL – RS232C Level Conversion

- Most UARTs' signals are TTL, LVTTL, CMOS, LVCMOS, etc.
- Level converters are mandatory
- Old-fashioned TTL to RS232 level converter
 - ☑ LM1488 and LM1489



Supply Voltage	
V*	+15V
V ⁻	-15V
Input Voltage (VIN)	$-15V \le V_{IN} \le 7.0V$
Output Voltage	±15V
Power Derating (Note 2)	
(Package Limitation, J Package)	1000 mW
Derating above $T_A = +25^{\circ}C(1/0_{JA})$	6.7 mW/°C
Operating Temperature Range	0°C to +75°C
Storage Temperature Range	-65°C to +175°C
Lead Temperature (Soldering, 10 sec)	300°C







TTL – RS232C Level Conversion

- Modern TTL to RS232 level converters
 - Built-in DC-DC converters









Modem (Modulation and Demodulation)

Square wave unnecessarily has high-frequency components for communication













011011

PAM







Modem Control Signals

Flow control (handshaking) signals to avoid buffer overflow or lock-up





Simplified Asynchronous Serial Communication

Three-wire connection

- Null-modem or crossover cable
 - Connect two DTEs whose connectors are the same
 - ♀ Connects the TxD (transmit data) on one end with the RxD (receive data) on the other end







- Single-ended methods are often inadequate
 - High data rates
 - Long distances in real world environments
 - Different ground level
- Differential data transmission (balanced differential signal) offers superior performance in most applications



Differential



No common ground





RS232, RS422 and RS485 0



Multi-drop differential: RS485





- Modern high-speed duplex TTL to RS485 driver
 - Common-mode rejection ratio (CMRR)



V(A), V(B), V(Y), V(Z)	Voltage range at any bus terminal (A, B, Y, Z)	-9 V to 14 V
V(TRANS)	Voltage input, transient pulse through 100 Ω. See Figure 12 (A, B, Y, Z) ⁽³⁾	-50 to 50 V





Serial communication physical layer specifications

SPECIFICATIONS		RS232	RS423	RS422	RS485	
Mada of Operation		SINGLE	SINGLE			
		-ENDED	-ENDED	DIFFERENTIAL	DIFFERENTIAL	
Total Number of Drivers and Receivers on One	e Line (One driver active at	1 DRIVER	1 DRIVER	1 DRIVER	32 DRIVER	
a time for RS485 netwo	orks)	1 RECVR	10 RECVR	10 RECVR	32 RECVR	
Maximum Cable Leng	th	50 FT.	4000 FT.	4000 FT.	4000 FT.	
Maximum Data Rate (40ft 4000ft.	for RS422/RS485)	20kb/s	100kb/s	10Mb/s-100Kb/s	10Mb/s-100Kb/s	
Maximum Driver Output V	+/-25V	+/-6V	-0.25V to +6V	-7V to +12V		
Driver Output Signal Level (Loaded Min.)	Loaded	+/-5V to +/-15V	+/-3.6V	+/-2.0V	+/-1.5V	
Driver Output Signal Level (Unloaded Max)	Unloaded	+/-25V	+/-6V	+/-6V	+/-6V	
Driver Load Impedance (Ohms)	3k to 7k	>=450	100	54	
Max. Driver Current in High Z State	Power On	N/A	N/A	N/A	+/-100uA	
Max. Driver Current in High Z State Power Off		+/-6mA @ +/-2v	+/-100uA	+/-100uA	+/-100uA	
Slew Rate (Max.)	30V/uS	Adjustable	N/A	N/A		
Receiver Input Voltage Range			+/-12V	-10V to +10V	-7V to +12V	
Receiver Input Sensitiv	vity	+/-3V	+/-200mV	+/-200mV	+/-200mV	
Receiver Input Resistance (Ohms), (1 Sta	ndard Load for RS485)	3k to 7k	4k min.	4k min.	>=12k	







- Modem
- Dummy terminal for development
- Converter to other communication protocols (LAN, Bluetooth, etc.)
- Simple sensors
 - ex) Issys methanol sensor



ex) Low resolution camera



larger image

Uart Camera Module with Jpeg compression - C328 \$49.90

General Description

The C328 module is a highly integrated serial camera board that can be attached to a wireless or PDA host performing as a video camera or a JPEG







Embedded System Application

4190.303C 2010 Spring Semester

I²C Bus

Naehyuck Chang Dept. of EECS/CSE Seoul National University naehyuck@snu.ac.kr



Basic Characteristics

- Two-wired communication
 - SDA and SCL
 - I2C is for **on-board communication** so the ground is shared
- Multi-master
 - Multiple masters allowed with collision detection and arbitration
 - Operate as either a transmitter or receiver, depending on the function of the device
 - Devices can also be considered as masters or slaves when performing data transfers
- Speeds
 - 100 kbps (standard mode)
 - 400 kbps (fast mode)
 - 3.4 Mbps (high-speed mode)
- 8-bit oriented data transfer
- Addressing
 - 7-bit or 10-bit unique addresses





Basic Characteristics

- Device count limit
 - No logical limit
 - Maximum capacitance of 400 pF



Example of an I2C-bus configuration using two microcontrollers





Basic Terminology

Summary of basic terminology

TERM	DESCRIPTION
Transmitter	The device which sends data to the bus
Receiver	The device which receives data from the bus
Master	The device which initiates a transfer, generates clock signals and terminates a transfer
Slave	The device addressed by a master
Multi-master	More than one master can attempt to control the bus at the same time without corrupting the message
Arbitration	Procedure to ensure that, if more than one master simultaneously tries to control the bus, only one is allowed to do so and the winning message is not corrupted
Synchronization	Procedure to synchronize the clock signals of two or more devices







I2C Electrical Specification

Open-drain buses 0



DEVICE 1

DEVICE 2

BADAUSTED.	01100	STAND	ARD-MODE	FAST		
PARAMETER	SYMBOL	MIN.	MAX.	MIN.	MAX.	UNIT
LOW level input voltage: fixed input levels V _{DD} -related input levels	ViL	-0.5 -0.5	1.5 0.3V _{DD}	n/a -0.5	n/a 0.3V _{DD} ⁽¹⁾	v
HIGH level input voltage: fixed input levels V _{DD} -related input levels	VIH	3.0 0.7V _{DD}	(2) (2)	n/a 0.7V _{DD} ⁽¹⁾	n/a (2)	v
Hysteresis of Schmitt trigger inputs: V _{DD} > 2 V V _{DD} < 2 V	Vhys	n/a n/a	n/a n/a	0.05V _{DD} 0.1V _{DD}	-	v v





Bit Transfer

- Data validity
 - The data on the SDA line must be stable during the HIGH period of the clock
 - The HIGH or LOW state of the data line can only change when the clock signal on the SCL line is LOW





Bit Transfer

- START and STOP conditions 0
 - Start condition \bigcirc
 - A HIGH to LOW transition on the SDA line while SCL is HIGH 9
 - Stop condition
 - A LOW to HIGH transition on the SDA line while SCL is HIGH 0
 - START and STOP conditions are always generated by the master. 9
 - The bus is considered to be busy after the START condition. The bus is considered to be free again a certain time after the STOP condition.





Transferring Data

Acknowledge

- Data transfer with acknowledge is obligatory
- The acknowledge-related clock pulse is generated by the master
- The transmitter **releases the SDA line (HIGH)** during the acknowledge clock pulse
- The receiver must **pull down** the SDA line during the acknowledge clock pulse so that it remains stable LOW during the HIGH period of this clock pulse



aboratorv



Transferring Data

Data transfer diagram







Transferring Data

Byte format

- Every byte put on the SDA line must be 8-bits long
- The number of bytes that can be transmitted per transfer is unrestricted
- Each byte has to be followed by an acknowledge bit
- Data is transferred with the most significant bit (MSB) first







Arbitration

Arbitration

- If the bus is not busy (after STOP condition), any master can initiate a transfer
- Arbitration process required when more than one master try to initiate a transfer at the same time
- Logic '0' has higher priority over logic '1' in open-drain bus (wired AND)
 If any device pulls down the bus, it is pulled down
- When a master pulls up the bus, it checks if the bus is really pulled up
 - $\$ If not, it is occupied by some other devices, so the master releases the bus
- A transfer to a lower address device has a higher priority
- No information is lost during arbitration process







Arbitration

Arbitration procedure of two masters







Embedded Low-Power Laboratory

- The addressing procedure for the I2C-bus determines which slave will be selected by the master
 - ♀ The first byte after the START condition
- Definition of bits in the first byte
 - ♀ The first seven bits of the first byte make up the slave address
 - When an address is sent, each device in a system compares the first seven bits after the START condition with its address
 - If they match, the device considers itself addressed by the master as a slave-receiver or slave-transmitter, depending on the R/Wbit



aboratory



7-Bit Addressing

Definition of bits in the first byte 0

Table 2	Definition	of bits	in the	first byte
---------	------------	---------	--------	------------

SLAVE ADDRESS	R/W BIT		I	
000 000	0	Genera		
000 000	1	STAR1		∫fii (general
0000 001	Х	CBUS address ⁽²⁾		
0000 010	X	Reserved for different bus format ⁽³⁾		F
0000 011	Х	Reserved for future purposes	L	
0000 1XX	Х	Hs-mode master code		
1111 1XX	X	Reserved for future purposes		
1111 0XX	X	10-bit slave addressing		





A complete data transfer







- A master-transmitter addressing a slave receiver with a 7-bit address
 - Master is a transmitter
 - Slaver is a receiver
 - Transfer direction is not changed







- A
 - 🔮 тыс шазын панэншы вссощев а шазын тессичен
 - The slave-receiver becomes a slave-transmitter
- This first acknowledge is still generated by the slave
- The STOP condition is generated by the master









Combined format





10-Bit Addressing

- If 7 bits are not enough to identify devices, 10-bit addressing is used
- Since I2C is 8-bit oriented, 10-bit address is transfered using 2 frames
- Last 3 bits of the first frame and 7 bits of the second frame is combined into 10-bit address
- First frame start with 11110

First frame	1	1	1	1	0	A0	A1	A2
Second frame	A3	A4	A5	A6	A7	A8	A9	R/W





Clock Synchronization

- All masters generate their own clock on the SCL line to transfer messages on the I2C-bus
- Clock synchronization is performed using the wired-AND connection of I2C interfaces to the SCL line
- A synchronized SCL clock is generated with its LOW period determined by the device with the longest clock LOW period
- A HIGH period determined by the one with the shortest clock HIGH period







Embedded System Application 4190.303C

2010 Spring Semester

SPI Bus

Naehyuck Chang Dept. of EECS/CSE Seoul National University naehyuck@snu.ac.kr



Basic Characteristics

- SPI Serial Peripheral Interface Bus
 - De facto standard
 - No unique specification or protocol defined
 - Many variants exist

 - Single master, single slave without chip-enable signals
 - Multi slave available with multiple chip-enable signals
 - Daisy-chain available with single chip-enable signal







Basic Characteristics

- SPI Serial Peripheral Interface Bus
 - Complete protocol flexibility for the bits transferred
 - Not limited to 8-bit words
 - Arbitrary choice of message size, content, and purpose
 - Extremely simple hardware interface

 - No arbitration or associated failure modes
 - Slaves use the master's clock, and do not need precision oscillators
 - Transceivers are not needed
 - Logic-level on-board communication
 - No electrical specification
 - ♀ No formal specification on logic level or input capacitance
 - General digital signals can be used, but all participating devices should match or have tolerance







Signals

- The SPI bus specifies four logic signals (4-wire)
 - SCLK (SCK)
 - Serial Clock (output from master)
 - MOSI/SIMO (SDI, DI, SI)
 - ♀ Master Output, Slave Input (output from master)
 - MISO/SOMI (SDO, DO, SO)
 - ♀ Master Input, Slave Output (output from slave)
 - SS (nCS, CS, nSS, STE)
 - Slave Select (active low; output from master)
- ♀ SPI is an on-chip bus and shares GND
- 3-wire variant
 - Replace MOSI and MISO with a single data line SISO (Slave In/Slave out)





Note: I²C, SPI and 3-Wire Naming Convention

Some venders call SPI as 3-wire as well

Bus	# Bus Pins	Signals	Signal Description	Bus Speed (Typical)	Data Format
I ² C	2	SDA	Data in/out	100kHz to 400kHz	MSB first, LSB last
		SCL	Clock		
SPI	4	DIN	Data in	1MHz to 10MHz	MSB first, LSB last
		DOUT	Data out		
		active- low CS	/Chip select		
		SCLK	Clock		
3-Wire	3	I/O	Data in/out	500kHz to 5MHz	MSB first, LSB last
		CS	Chip select		
		SCLK	Clock		





3-Wire Single Byte Protocol









Basic Characteristics

- Disadvantages of SPI
 - Requires more pins on IC packages than I²C, even in the "3-Wire" variant
 - No in-band addressing; out-of-band chip select signals are required on shared busses
 - ♀ In-band addressing: addressing (selecting device) signals share data bus
 - ♀ Out-of-band addressing: addressing (selecting device) signals are separated from data bus
 - ☑ No hardware flow control
 - Sender cannot check READY status of the receiver
 - No slave acknowledgment
 - Sender cannot confirm a successful data transmission
 - Multi-master busses are rare and awkward, and are usually limited to a single slave
 - Without a formal standard, validating conformance is not possible (de facto standard)
 - Only handles short distances compared with RS232, RS485, or CAN





Data Transmission

- The master enables the chip select pin for the desired device
- During each SPI clock cycle, a full duplex data transmission occurs
 - ♀ The master sends a bit on the MOSI line; the slave reads it from that same line
 - $\ensuremath{\,\bigcirc}$ The slave sends a bit on the MISO line; the master reads it from that same line
- Word size (number of bits) should be pre-defined identically between master and slave before transmission







- No standard protocol defined
 - Master and slave should agree in advance on

 - bit ordering (MSB or LSB first)
 - ♀ clock polarity
 - ♀ clock phase
 - Usually, microprocessor can be configured for various slave devices by configuring SPI control registers
 - - SPICTRL1: clock speed, word size
 - SPICTRL2: clock polarity, phase
 - SPICTRL3: DMA, interrupt





- Clock polarity and phase
 - ♀ Clock polarity
 - Clock low when idle
 - Clock high when idle
 - Clock phase
 - Read data on rising edge and change on falling edge
 - Read data on falling edge and change on rising edge
 - Sour combinations are available, and should be pre-defined between master and salve







- Glock polarity and phase
 - Polarity low; Phase rising edge



Polarity low; Phase falling edge







- Glock polarity and phase
 - Polarity high; Phase rising edge



Polarity high; Phase falling edge







- Independent slave SPI configuration
 - Each slave communicates with the master in a 1-to-1 manner
 - Each slave is enabled one by one
 - Master needs as many enable pins as the number of slaves









Daisy chain SPI configuration

- Some products with SPI bus are designed to be capable of being connected in a daisy chain configuration
- The SPI port of each slave is designed to send out during the second group of clock pulses an exact copy of what it received during the first group of clock pulses
- All slaves are enabled all the time
- Master needs only one enable pin







- Applications of SPI and I2C are overlapped widely
- Sensors
 - ex) Temperature sensor and accelerometer



- ♀ Register read/write
 - ex) CMOS camera module





- Serial memory devices
 - Small non-volatile memory devices use a serial interface
 - ex) Serial EEPROM, flash memory





Embedded Low-Power

aboratory



Simple ICs

- ADCs, ADCs, and potentiometers
- ex) Texas Instruments ADC interface
 - Parallel interface: 197 devices
 - Serial SPI interface: 248 devices
 - Serial I2C interface: 14 devices





aboratory