# **Digital Logic Design**

4190.201.001

**2010 Spring Semester** 

## 4. Working with combinational logic

Naehyuck Chang Dept. of EECS/CSE Seoul National University naehyuck@snu.ac.kr



Friday, March 12, 2010

nbedded

## What to cover

- Simplification
  - Two-level simplification
  - Exploiting don't cares
  - Algorithm for simplification
- Logic realization
  - Two-level logic and canonical forms realized with NANDs and NORs
  - Multi-level logic, converting between ANDs and ORs
- Time behavior
- Hardware description languages






Embedded Low-Power




Embedded Low-Power Laboratory







Embedded Low-Power Laboratory










Α	В	С	D	LT	EQ	GT
0	0	0	0	0	1	0 0
		0 1	1 0	1	0 0	0
		1	1	1	0	0
0	1	0	0	0	0	1 0
		0	1	0	1 0	
		1	0	1		0
		1	1	1	0	0
1	0	0	0	0	0	1
		0	1	0	0	1
		1	Ō	0	1 0	0
		1	1	1	0	0
1	1	0	0	0	0	1
		0	1	0	0	1
		1	0	0	0	1
		1	1	0	1	0










Friday, March 12, 2010



Embedded Low-Power Laboratory





Α	В	С	D	LT	EQ	GT
0	0	0	0 1	0	1 0 0 0	0 0 0 0
		0	1	1	0	0
		1 1	Ō	1	0	0
			1	1	0	0
0	1	0	0	0	0	1 0 0
		0	1	0	1 0	0
		1	Ō	1		0
		1	1	1	0	0
1	0	0	0	0 0	0	1
		0	1 0	0	0	1 0 0
		1	0	0	1	0
		1	1	1	0	0
1	1	0	0	0	0	1
		0	1	0	0	1
		1	Ō	0	0	1
		1	1	0	1	0


We'll need a 4-variable Karnaugh map for each of the 3 output functions

Embedded Low-Power












4

Embedded Low-Power




4

mbedded Low-Power

aboratory

GT =











mbedded Low-Power








mbedded Low-Power



LT and GT are similar (flip A/C and B/D)



mbedded Low-Power






Friday, March 12, 2010

Embedded Low-Power

## **Design example: 2x2-bit multiplier**




Block diagram and truth table


$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	_
	_
1 0 0 0 0 0	
$1 \ 1 \ 0 \ 0 \ 0$	
0 1 0 0 0 0 0 0	_
$0 \ 1 \ 0 \ 0 \ 1$	
$1 \ 0 \ 0 \ 1 \ 0$	
$1 \ 1 \ 0 \ 0 \ 1 \ 1$	
1 0 0 0 0 0 0 0	
$0 \ 1 \ 0 \ 0 \ 1 \ 0$	
$1 \ 0 \ 0 \ 1 \ 0 \ 0$	
$1 \ 1 \ 0 \ 1 \ 1 \ 0$	
$1 \ 1 \ 0 \ 0 \ 0 \ 0 \ 0$	_
$0 \ 1 \ 0 \ 0 \ 1 \ 1$	
$1 \ 0 \ 0 \ 1 \ 1 \ 0$	
$1 \ 1 \ 1 \ 0 \ 0 \ 1$	

4-variable K-map for each of the 4 output functions






## **Design example: 2x2-bit multiplier**



## **Design example: BCD increment by 1**



Block diagram and truth table

I8	I4	I2	I1	08	04	02	01
$     18 \\     0 \\     0 \\     0 \\     0 \\     0 \\     0 \\     0 \\     0 \\     0 \\     1 \\     1 \\     1 \\     1 \\     1 \\     1 \\     1 \\     1 $	$ \begin{array}{c} 1 \\ 0 \\ 0 \\ 0 \\ 1 \\ 1 \\ 1 \\ 0 \\ 0 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \end{array} $	$ \begin{array}{c} 12 \\ 0 \\ 1 \\ 1 \\ 0 \\ 1 \\ 0 \\ 1 \\ 0 \\ 1 \\ 1 \\ 0 \\ 1 \\ 1 \\ 1 \\ 0 \\ 1 \\ 0 \\ 1 \\ 0 \\ 1 \\ 0 \\ 1 \\ 0 \\ 1 \\ 0 \\ 0 \\ 1 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0$	$\begin{array}{c} 0 \\ 1 \\ 0 \\ 0$	0 0 0 0 0 0 0 0 0 1 1 0 X X X X X X X	0 0 1 1 1 0 0 0 X X X X X X X X X X X X	0 1 0 1 0 1 0 0 X X X X X X X X X X X	1 0 1 0 1 0 1 0 1 0 X X X X X X X X X X


4-variable K-map for each of the 4 output functions

Embedded Low-Power


aboratory





## **Design example: BCD increment by 1**



O8 = I4 I2 I1 + I8 I1' O4 = I4 I2' + I4 I1' + I4' I2 I1 O2 = I8' I2' I1 + I2 I1' O1 = I1'










Embedded Low-Power Laboratory

## **Definition of terms for two-level simplification**

- Implicant
  - Single element of ON-set or DC-set or any group of these elements that can be combined to form a subcube
- Prime implicant
  - Implicant that can't be combined with another to form a larger subcube
- Sential prime implicant
  - Prime implicant is essential if it alone covers an element of ON-set
  - Will participate in ALL possible covers of the ON-set
  - DC-set used to form prime implicants but not to make implicant essential
- Redundant prime implicant
- Objective:
  - Grow implicant into prime implicants (minimize literals per term)
  - Cover the ON-set with as few prime implicants as possible (minimize number of product terms)














Embedded Low-Power

Laboratory






















mbedded Low-Power







## **Algorithm for two-level simplification**


- Algorithm: Minimum sum-of-products expression from a Karnaugh map
  - Step 1: Choose an element of the ON-set
  - Step 2: Find "maximal" groupings of 1s and Xs adjacent to that element
    - Consider top/bottom row, left/right column, and corner adjacencies
    - General Section Se
  - Repeat Steps 1 and 2 to find all prime implicants
  - Step 3: Revisit the 1s in the K-map
    - ♀ If covered by single prime implicant, it is essential, and participates in final cover
  - Step 4: If there remain 1s not covered by essential prime implicants
    - Select the smallest number of prime implicants that cover the remaining 1s

















Embedded Low-Power


Laboratory





















13









2 primes around ABC'D

















2 primes around ABC'D





Embedded Low-Power Laboratory














List all prime implicants for the following K-map:



- Which are essential prime implicants?
- What is the minimum cover?







Which are essential prime implicants?

What is the minimum cover?






Friday, March 12, 2010

CD'

List all prime implicants for the following K-map:




CD' BC

- Which are essential prime implicants?
- What is the minimum cover?






List all prime implicants for the following K-map:




#### CD' BC BD

- Which are essential prime implicants?
- What is the minimum cover?





List all prime implicants for the following K-map:




#### CD' BC BD AB

- Which are essential prime implicants?
- What is the minimum cover?





List all prime implicants for the following K-map:




#### CD' BC BD AB AC'D

- Which are essential prime implicants?
- What is the minimum cover?






List all prime implicants for the following K-map:



#### Which are essential prime implicants?


What is the minimum cover?




aboratory



List all prime implicants for the following K-map: 0




#### Which are essential prime implicants? $\bigcirc$






List all prime implicants for the following K-map: 0




#### Which are essential prime implicants? $\bigcirc$






List all prime implicants for the following K-map: 0




#### Which are essential prime implicants? $\bigcirc$





List all prime implicants for the following K-map: 0




#### Which are essential prime implicants? $\bigcirc$

CD'	BC	BD	AB	AC'D
		CD'	BD	AC'D
		CD'	BD	
				Embedded Low-Power Laboratory
14				Laboratory



List all prime implicants for the following K-map: 0




#### Which are essential prime implicants? $\bigcirc$

CD'	BC	BD	AB	AC'D	
		CD'	BD	AC'D	
		CD'	BD	AC'D	
		CD			
14			EL	Embedded Low- Laboratory	Power




List all prime implicants for the following K-map:



- Which are essential prime implicants?
- What is the minimum cover?







## **Implementations of two-level logic**

#### Sum-of-products

- AND gates to form product terms (minterms)
- OR gate to form sum



- Product-of-sums
  - OR gates to form sum terms (maxterms)
  - AND gates to form product







# **Two-level logic using NAND gates**

- Replace minterm AND gates with NAND gates
- Place compensating inversion at inputs of OR gate  $\$





mbedded Low-Power


aboratory

# **Two-level logic using NAND gates**

- OR gate with inverted inputs is a NAND gate

#### Two-level NAND-NAND network

- Inverted inputs are not counted
- In a typical circuit, inversion is done once and signal distributed






mbedded Low-Power

aboratory

# **Two-level logic using NOR gates**








## Two-level logic using NOR gates (cont'd)

- AND gate with inverted inputs is a NOR gate
- Two-level NOR-NOR network
  - Inverted inputs are not counted
  - ♀ In a typical circuit, inversion is done once and signal distributed









## **Two-level logic using NAND and NOR gates**


#### NAND-NAND and NOR-NOR networks

- In other words
  - GR is the same as NAND with complemented inputs
  - AND is the same as NOR with complemented inputs
  - NAND is the same as OR with complemented inputs
  - NOR is the same as AND with complemented inputs




- Convert from networks of ANDs and ORs to networks of NANDs and NORs
  - Introduce appropriate inversions ("bubbles")
- Each introduced "bubble" must be matched by a corresponding "bubble"
  - Conservation of inversions
  - Do not alter logic function
- Example: AND/OR to NAND/NAND











## **Conversion between forms (cont'd)**

Search Example: Verify equivalence of two forms









Embedded Low-Power Laboratory

## **Conversion between forms (cont'd)**

Search Example: Verify equivalence of two forms






$$Z = [(A \bullet B)' \bullet (C \bullet D)']'$$
  
= [(A' + B') • (C' + D')]'  
= [(A' + B')' + (C' + D')']  
= (A • B) + (C • D)






# **Conversion between forms (cont'd)**


Example: map AND/OR network to NOR/NOR network



Search Example: Verify equivalence of two forms



Search Example: Verify equivalence of two forms






Friday, March 12, 2010

mbedded Low-Power


aboratory

Section Example




- ♀ AOI function: three stages of logic AND, OR, Invert
  - Multiple gates "packaged" as a single circuit block

Logical concept






26




- ☑ AOI function: three stages of logic AND, OR, Invert
  - Multiple gates "packaged" as a single circuit block

Logical concept



Possible implementation




NAND NAND Invert




26




- AOI function: three stages of logic AND, OR, Invert 0
  - Multiple gates "packaged" as a single circuit block 9






- AOI function: three stages of logic AND, OR, Invert
  - Multiple gates "packaged" as a single circuit block



## **Conversion to AOI forms**

- General procedure to place in AOI form
  - Compute the complement of the function in sum-of-products form
  - By grouping the 0s in the Karnaugh map
- Example: XOR implementation
  - A xor B = A' B + A B'

 $\bigcirc$  F = (A' B' + A B)'







# **Summary for multi-level logic**

#### Advantages

- Circuits may be smaller
- Gates have smaller fan-in
- Circuits may be faster
- Disadvantages
  - More difficult to design
  - Tools for optimization are not as good as for two-level
  - Analysis is more complex





Embedded Low-Power

aboratory

### **Time behavior of combinational networks**

#### Waveforms

- Solution Visualization of values carried on signal wires over time
- Useful in explaining sequences of events (changes in value)
- Simulation tools are used to create these waveforms
  - Input to the simulator includes gates and their connections
  - Input stimulus, that is, input signal waveforms
- Some terms
  - Gate delay time for change at input to cause change at output
    - Min delay typical/nominal delay max delay
    - ♀ Careful designers design for the worst case


  - General Section Fall time time for output to transition from high to low voltage
  - Pulse width time that an output stays high or stays low between changes






### **Momentary changes in outputs**


- Gan be useful pulse shaping circuits
- Gan be a problem incorrect circuit operation (glitches/hazards)
- Example: pulse shaping circuit
  - $\bigcirc A' \bullet A = 0$
  - Delays matter





# **Oscillatory behavior**

Another pulse shaping circuit



### **Hazards and glitches**

#### Glitch

- Unwanted pulse of a combinational logic network
- Hazard
  - A circuit has a potential to generate glitch
  - Intrinsic characteristic
    - ♀ A circuit with a hazard may or may not generate glitch depending on the input pattern
- Static hazard
  - Static 0-hazard: momentarily 1 while the output is 0
  - Static 1-hazard: momentarily 0 while the output is 1
- Dynamic hazard
  - $\bigcirc$  Generate glitch more than once for a single transition 0 to 1 or 1 to 0
- Hazard-free circuit generation
  - Can avoid hazard if there is only single input change
  - Hazard caused by simultaneous multiple input changes is unavoidable





### Hazard-free circuit

- No hazard
  - When the initial and final inputs are covered by the same prime implicant
- Hazard
  - When the input change spans prime implicants
- Generalized static hazard-free circuits
  - Add a redundant prime implicants so that all the single-input transitions are covered by one prime implicant
- Dynamic hazard-free circuits
  - Extension of the static hazard-free method
  - Beyond the scope of this class





## Hardware description languages

- Describe hardware at varying levels of abstraction
- Structural description
  - Textual replacement for schematic
  - Hierarchical composition of modules from primitives
- Behavioral/functional description
  - Describe what module does, not how
  - Synthesis generates circuit for module
- Simulation semantics





### HDLs

- Abel (circa 1983) developed by Data-I/O
  - Targeted to programmable logic devices
  - Not good for much more than state machines
- ISP (circa 1977) research project at CMU
  - Simulation, but no synthesis
- Verilog (circa 1985) developed by Gateway (absorbed by Cadence)
  - Similar to Pascal and C
  - Delays is only interaction with simulator
  - Fairly efficient and easy to write
  - IEEE standard
- VHDL (circa 1987) DoD sponsored standard
  - Similar to Ada (emphasis on re-use and maintainability)
  - Simulation semantics visible
  - Very general but verbose
  - IEEE standard





### PALASM

TITLE<Design title>PATTERN<Identification such as file name>REVISION<Version or other ID>AUTHOR<Name of designer>COMPANY<Organization name>DATE<Relevant date>

CHIP <Description> <Device name>
; <Pin numbers, eg 1 2 3 4 5 6 7 8>
 <pin names, eg Clk Clr Pre I1 I2 I3 I4 GND>
; <Pin numbers, eg 9 10 11 12 13 14 15 16>
 <pin names, eg NC NC Q1 Q2 Q3 Q4 NC Vcc>

<registered equations of the form OutName := Name1 Op1 Name2 .... OpN NameM>





Friday, March 12, 2010

### PALASM

#### Operators

- Simulation feature





# ABEL

- Extended version of PALASM for PLD design
- - Equations
  - Truth Tables
  - State Diagrams
  - Fuses
  - Solution XOR Factors
- Operators
  - Logical: similar to PALASM

9	!	!A	NOT: one's complement
9	&	A & B	AND
9	#	A # B	OR
9	\$	A \$ B	XOR: exclusive OR
	!\$	A !& B	XNOR exclusive NOR





### ABEL

### Operators

#### 

- A B Subtraction
- + A + B Addition
- The following operators are not valid for sets:
  - \* A\*B Multiplication
  - A/B Unsigned integer division

  - << A<<B Shift A left by B bits</p>
  - *♀* >> A>>B Shift A right by B bits

#### Relational

- = A = B Equal
- A < B Less than</p>
- A > B Greater than
- >= A >= B Greater than or equal






### ABEL

- Statements
  - IF THEN ELSE
  - STATE MACHINE
- Architecture independent extensions:
  - Solution CLK: Clock input to an edge triggered flip-flop
- Architecture specific dot extensions:

  - ᠃K: K input to an JK-type flip-flop
  - ♀ .R: R input to an SR-type flip-flop





# Verilog

- Supports structural and behavioral descriptions
- Structural
  - Explicit structure of the circuit
  - Net list
  - e.g., each logic gate instantiated and connected to others
- Behavioral
  - Program describes input/output behavior of circuit
  - Many structural implementations could have same behavior
  - e.g., different implementation of one Boolean function





### **Structural model**

```
module xor_gate (out, a, b);
input a, b;
output out;
wire abar, bbar, t1, t2;
```

inverter invA (abar, a); inverter invB (bbar, b); and\_gate and1 (t1, a, bbar); and\_gate and2 (t2, b, abar); or\_gate or1 (out, t1, t2);


endmodule






# Simple behavioral model

Continuous assignment




# Simple behavioral model

Always block



### Driving a simulation through a "testbench"



### Hardware description languages vs. programming languages

#### Program structure

- Instantiation of multiple components of the same type
- Specify interconnections between modules via schematic
- Hierarchy of modules (only leaves can be HDL in Aldec ActiveHDL)
- Service Assignment
  - Continuous assignment (logic always computes)
  - Propagation delay (computation takes time)
  - Timing of signals is important (when does computation have its effect)
- Data structures
  - Size explicitly spelled out no dynamic structures
  - No pointers
- Parallelism
  - Hardware is naturally parallel (must support multiple threads)
  - Assignments can occur in parallel (not just sequentially)





### Hardware description languages and combinational logic

- Modules specification of inputs, outputs, bidirectional, and internal signals
- Continuous assignment a gate's output is a function of its inputs at all times (doesn't need to wait to be "called")
- Propagation delay- concept of time and delay in input affecting gate output
- Composition connecting modules together with wires
- Hierarchy modules encapsulate functional blocks





### **Working with combinational logic summary**

- Design problems
  - Filling in truth tables
  - Incompletely specified functions
  - Simplifying two-level logic
- Realizing two-level logic
  - NAND and NOR networks
  - Networks of Boolean functions and their time behavior
- Time behavior
- Hardware description languages
- Later
  - Combinational logic technologies
  - More design case studies





# Not included in the lecture

- Advanced Boolean optimization
  - Quine\_McCluskey method
  - Espresso method





Friday, March 12, 2010

