# Digital Logic Design <br> 4190.201 .001 <br> 2010 Spring Semester 

## 7. Sequential logic

Naehyuck Chang<br>Dept. of EECS/CSE<br>Seoul National University naehyuck@snu.ac.kr

## Sequential logic

Q Sequential circuits
Q Simple circuits with feedback

- Latches
- Edge-triggered flip-flops
- Timing methodologies
- Cascading flip-flops for proper operation
- Clock skew
- Asynchronous inputs
- Metastability and synchronization

Q Basic registers

- Shift registers
- Simple counters
- Hardware description languages and sequential logic


## Circuits with feedback

Q How to control feedback?

- What stops values from cycling around endlessly



## Simplest circuits with feedback

Q Two inverters form a static memory cell
Q Will hold value as long as it has power applied


Q How to get a new value into the memory cell?
Q Selectively break feedback path

- Load new value into cell



## Ring oscillator

Q Odd number of inverter chain


Q Even numbered?
Q Multivibrators

- Astable
- Bistable
- Monostable



## Memory with cross-coupled gates

Q Cross-coupled NOR gates
Q Similar to inverter pair, with capability to force output to 0 (reset=1) or 1 (set=1)


- Cross-coupled NAND gates

Q Similar to inverter pair, with capability to force output to 0 (reset=0) or 1 (set=0)


## Timing behavior



## State behavior or R-S latch

Q Truth table of R-S latch behavior


## Theoretical R-S latch behavior

- State diagram
- States: possible values
- Transitions: changes based on inputs


Possible oscillation
between states 00 and 11

## Observed R-S latch behavior

Q Very difficult to observe R-S latch in the 1-1 state
Q One of R or S usually changes first
Q Ambiguously returns to state 0-1 or 1-0

- A so-called "race condition"
- Or non-deterministic transition



## R-S latch analysis

Q Break feedback path


| S | R | Q(t) | Q(t+ ${ }^{\text {a }}$ ) |  |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | hold |
| 0 | 0 | 1 | 1 |  |
| 0 | 1 | 0 | 0 | reset |
| 0 | 1 | 1 | 0 | reset |
| 1 | 0 | 0 | 1 | set |
| 1 | 0 | 1 | 1 |  |
| 1 | 1 | 0 | X | not allowed |
| 1 | 1 | 1 | X |  |



Characteristic equation $\mathrm{Q}(\mathrm{t}+\Delta)=\mathrm{S}+\mathrm{R}^{\prime} \mathrm{Q}(\mathrm{t})$

## Activity: R-S latch using NAND gates

## R-S latch

Q Summary
Q Usage of latches and FFs


Q Shortcoming of RS latch
Q Should be hazard free

- Design consideration of forbidden input states



## Gated R-S latch

Q Control when R and S inputs matter
Q Otherwise, the slightest glitch on R or S while enable is low could cause change in value stored


## Overview of flip flops and latches

- Flip flop
- Edge sensitive
- Positive (rising) or negative (falling) edges

Q Latch
Q Level sensitive

- Positive or negative

- Transparent when enable is active
- Function
- Preserve previous output state
- Types

Q RS: set or reset regardless of current output
Q Toggle: toggle current output (only for FF)

- D: sample current input
- JK: multifunction



## Clocks

Q Used to keep time
Q Wait long enough for inputs ( $\mathrm{R}^{\prime}$ and $\mathrm{S}^{\prime}$ ) to settle

- Then allow to have effect on value stored

Q Clocks are regular periodic signals

- Period (time between ticks)

Q Duty-cycle (time clock is high between ticks - expressed as \% of period)


## Clocks

Q Clocks for synchronous sequential circuits
Q All the FFs in a synchronous state machine should be connected to a single clock

- All the external inputs should be synchronized to the clock



## Clocks (cont'd)

Q Controlling an R-S latch with a clock (Clocked RS-FF)

- Can't let R and S change while clock is active (allowing R and S to pass)
- Only have half of clock period for signal changes to propagate
- Signals must be stable for the other half of clock period
- Can be free from hazard
- If we design all the combinational logic propagation during the enable is inactive



## Cascading latches

Q Connect output of one latch to input of another
Q How to stop changes from racing through chain?
Q Need to be able to control flow of data from one latch to the next

- Move one latch per clock period

Q Have to worry about logic between latches (arrows) that is too fast


## Master-slave structure

Q Break flow by alternating clocks (like an air-lock)
Q Use positive clock to latch inputs into one R-S latch

- Use negative clock to change outputs with another R-S latch

Q View pair as one basic unit

- Master-slave flip-flop
- Twice as much logic

Q Output changes a few gate delays after the falling edge of clock but does not affect any cascaded flip-flops
master stage

slave stage
 Laboratory

## The 1s catching problem

Q In first R-S stage of master-slave FF
Q 0-1-0 glitch on R or S while clock is high is "caught" by master stage

- Either $\mathrm{Clk}=0$ or $\mathrm{R} / \mathrm{S}=0$ results in the same effect
- Static 0 hazards on R during $\mathrm{Clk}=1$ makes the master stage reset
- Static 0 hazard on S during $\mathrm{Clk}=1$ makes the master stage set

Q Once the master stage is set/reset, the slave stage will be set/reset when $\mathrm{Clk}=\downarrow$

- Leads to constraints on logic to be hazard-free
- Loss of advantage of synchronous design (free from hazard consideration)


Master
Outputs

Slave
Outputs

## J-K flip flop

Q Truth table

- Basic

| J | K | Q |
| :---: | :---: | :---: |
| 0 | 0 | no change |
| 1 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 1 | toggle |

- Clocked

| J | K | Clk | Q | Q_bar |
| :--- | :--- | :--- | :--- | :--- |
| $\mathbf{0}$ | 0 | Pos-edge | No change |  |
| 0 | 1 | Pos-edge | 0 | 1 |
| $\mathbf{1}$ | 0 | Pos-edge | 1 | 0 |
| $\mathbf{1}$ | 1 | Pos-edge | Toggle |  |

Q Both R and S cannot be 1 at the same time


## Toggle flip flop

- Divide by 2

Q $50 \%$ duty output


## D flip-flop

Q Make S and R complements of each other

- Eliminates 1 s catching problem
- Can't just hold previous value (must have new value ready every clock period)
- Value of $D$ just before clock goes low is what is stored in flip-flop
- Can make R -S flip-flop by adding logic to make $\mathrm{D}=\mathrm{S}+\mathrm{R}^{\prime} \mathrm{Q}$



## Edge-triggered flip-flops

Q More efficient solution: only 6 gates

- Sensitive to inputs only near edge of clock signal (not while high)


Negative edge-triggered D flip-flop (D-FF)

4-5 gate delays
Must respect setup and hold time constraints to successfully capture input

characteristic equation

$$
Q(t+1)=D
$$

## Edge-triggered flip-flops

- When Clk goes from high to low $(\mathrm{Clk}=\downarrow)$



## Edge-triggered flip-flops (cont'd)

Q When $\mathrm{Clk}=\mathrm{low}, \mathrm{D}=0$ and new $\mathrm{D}=1$
Q $D$ is held


Clk is no longer effective

## Edge-triggered flip-flops (cont'd)

- When $C l k=$ low, $D=1$ and new $D=0$

Q $D$ is held


Clk is no longer effective

## Edge-triggered flip-flops

- Wrap up
- Then when the FF becomes ready for a new sampling?



## Edge-triggered flip-flops (cont'd)

Q Positive edge-triggered
Q Inputs sampled on rising edge; outputs change after rising edge

- Negative edge-triggered flip-flops
- Inputs sampled on falling edge; outputs change after falling edge



## Timing methodologies

Q Rules for interconnecting components and clocks

- Guarantee proper operation of system when strictly followed

Q Approach depends on building blocks used for memory elements

- We'll focus on systems with edge-triggered flip-flops

Q Found in programmable logic devices
Q Many custom integrated circuits focus on level-sensitive latches
Q Basic rules for correct timing:

- Correct inputs, with respect to time, are provided to the flip-flops

Q No flip-flop changes state more than once per clocking event

## Timing methodologies (cont'd)

Q Definition of terms
Q Clock: periodic event, causes state of memory element to change can be rising edge or falling edge or high level or low level
Q Setup time: minimum time before the clocking event by which the input must be stable ( $\mathrm{T}_{\text {su }}$ )

- Hold time: minimum time after the clocking event until which the input must remain stable ( $T_{h}$ )
 in order to be recognized


## Comparison of latches and flip-flops



Positive edge D-latch


Negative edge D-latch


Behavior is the same unless input changes while the clock is high

## Comparison of latches and flip-flops (cont'd)

| Type |  |  |
| :--- | :--- | :--- |
| unclocked <br> latch | When inputs are sampled <br> always | When output is valid <br> propagation delay from input change |
| level-sensitive <br> latch | clock high <br> $\left(T_{\text {su }} / T_{h}\right.$ around falling <br> edge of clock) | propagation delay from input change <br> or clock edge (whichever is later) |
| master-slave <br> flip-flop | $\left(T_{\text {su }} / T_{h}\right.$ around falling <br> edge of clock) <br> clock hi-to-lo transition | propagation delay from falling edge <br> of clock |
| negative <br> edge-triggered <br> flip-flop | $T_{\text {sul }} / T_{h}$ around falling <br> edge of clock) | of clock |

## Typical timing specifications

Q Positive edge-triggered D flip-flop
Q Setup and hold times
Q Minimum clock width
Q Propagation delays (low to high, high to low, max and typical)


All measurements are made from the clocking event (the rising edge of the clock)

## Cascading edge-triggered flip-flops

Q Shift register

- New value goes into first stage
- While previous value of first stage goes into second stage
- Consider setup/hold/propagation delays (prop must be > hold)



## Cascading edge-triggered flip-flops (cont'd)

- Why this works
- Propagation delays exceed hold times
- Clock width constraint exceeds setup time
- This guarantees following stage will latch current value before it changes to new value


Timing constraints guarantee proper operation of cascaded components

Assumes infinitely fast distribution of the clock

## Clock skew

Q The problem
Q Correct behavior assumes next state of all storage elements determined by all storage elements at the same time
Q This is difficult in high-performance systems because time for clock to arrive at flip-flop is comparable to delays through logic

- Effect of skew on cascaded flip-flops:

original state: $\mathrm{IN}=0, \mathrm{Q} 0=1, \mathrm{Q} 1=1$ due to skew, next state becomes: $\mathrm{Q} 0=0, \mathrm{Q} 1=0$, and not $\mathrm{Q} 0=0, \mathrm{Q} 1=1$


## Clock gating and clock enable

Q Clock enable

- Functionally (logically) disable the clock but not physically
- No clock path change, no delay or skew change
a) Usinga Feedback Path

b) Corresponding Timing Diagram



## Clock gating and clock enable

- Clock gating

Q Physically block the clock

- Serious timing change
- Should be used with low-level physical design support to prevent from clock skew


Transformation does not change the state of the flops and registers


## Flip-flop features

Q Reset (set state to 0) - R

- Synchronous: $\mathrm{D}_{\text {new }}=$ R' • Dold (when next clock edge arrives)
- Asynchronous: doesn't wait for clock, quick but dangerous

Q Preset or set (set state to 1 ) - S (or sometimes P)
Q Synchronous: $\mathrm{D}_{\text {new }}=\mathrm{D}_{\text {old }}+\mathrm{S}$ (when next clock edge arrives)
Q Asynchronous: doesn't wait for clock, quick but dangerous

- Both reset and preset
- $D_{\text {new }}=R^{\prime} \cdot D_{\text {old }}+S \quad$ (set-dominant)
- $\mathrm{D}_{\text {new }}=\mathrm{R}^{\prime} \cdot \mathrm{D}_{\text {old }}+$ R'S (reset-dominant)

Q Selective input capability (input enable or load) - LD or EN

- Multiplexor at input: $\mathrm{D}_{\text {new }}=\mathrm{LD} \cdot \mathrm{Q}+\mathrm{LD} \bullet \mathrm{D}_{\text {old }}$
- Load may or may not override reset/set (usually $\mathrm{R} / \mathrm{S}$ have priority)

Q Complementary outputs - Q and Q'

## Summary of latches and flip-flops

Q Development of D-FF

- Level-sensitive used in custom integrated circuits
- Can be made with 4 switches

Q Edge-triggered used in programmable logic devices

- Good choice for data storage register

Q Historically J-K FF was popular but now never used

- Similar to R-S but with 1-1 being used to toggle output (complement state)

Q Good in days of TTL/SSI (more complex input function: $D=J Q^{\prime}+K^{\prime} Q$

- Not a good choice for PALs/PLAs as it requires 2 inputs

Q Can always be implemented using D-FF
Q Preset and clear inputs are highly desirable on flip-flops
Q Used at start-up or to reset system to a known state

## Metastability and asynchronous inputs

Q Clocked synchronous circuits

- Inputs, state, and outputs sampled or changed in relation to a common reference signal (called the clock)
- e.g., master/slave, edge-triggered

Q Asynchronous circuits

- Inputs, state, and outputs sampled or changed independently of a common reference signal (glitches/hazards a major concern)
- e.g., R-S latch

Q Asynchronous inputs to synchronous circuits

- Inputs can change at any time, will not meet setup/hold times
- Dangerous, synchronous inputs are greatly preferred
- Cannot be avoided (e.g., reset signal, memory wait, user input)


## Synchronization failure

Q Occurs when FF input changes close to clock edge

- The FF may enter a metastable state - neither a logic 0 nor 1 -
- It may stay in this state an indefinite amount of time

Q This is not likely in practice but has some probability


Small, but non-zero probability that the FF output will get stuck in an in-between state


Oscilloscope traces demonstrating synchronizer failure and eventual decay to steady state

## Dealing with synchronization failure

Q Probability of failure can never be reduced to 0 , but it can be reduced

- Slow down the system clock this gives the synchronizer more time to decay into a steady state; synchronizer failure becomes a big problem for very high speed systems
- Use fastest possible logic technology in the synchronizer this makes for a very sharp "peak" upon which to balance

Q Cascade two synchronizers this effectively synchronizes twice (both would have to fail)


## Handling asynchronous inputs

Q Never allow asynchronous inputs to fan-out to more than one flip-flop

- Synchronize as soon as possible and then treat as synchronous signal



## Handling asynchronous inputs (cont'd)

Q What can go wrong?
Q Input changes too close to clock edge (violating setup time constraint)


## Self-timed and speed-independent circuits

Q Large physical size is hard to distribute a clock w/o intolerable clock skew

- GALS (globally asynchronous and locally synchronous)
- Independently clocked subsystems

Q Delay-insensitive signaling

- Between two independently clocked subsystems
- Request/acknowledgement signaling
- Synchronous request/acknowledgement signaling
- Synchronous request with wait signaling
- Four-cycle asynchronous signaling

Q Two-cycle asynchronous signaling
Q Self-timed circuit
Q Locally asynchronous circuit


## Registers

Q Collections of flip-flops with similar controls and logic

- Stored values somehow related (for example, form binary value)
- Share clock, reset, and set lines
- Similar logic at each stage
- Examples
- Shift registers
- Counters



## Shift register

- Holds samples of input

Q Store last 4 input values in sequence

- 4-bit shift register:



## Universal shift register

Q Holds 4 values

- Serial or parallel inputs
- Serial or parallel outputs
- Permits shift left or right
- Shift in new values from left or right


Clear sets the register contents and output to 0
$s 1$ and s 0 determine the shift function

| $s 0$ | $s 1$ | function |
| :--- | :--- | :--- |
| 0 | 0 | hold state |
| 0 | 1 | shift right |
| 1 | 0 | shift left |
| 1 | 1 | load new input |

## Design of universal shift register

Q Consider one of the four flip-flops

- New value at next clock cycle:

| clear $s 0$ |  | $s 1$ | new value |
| :--- | :--- | :--- | :--- |
| 1 | - | - | 0 |
| 0 | 0 | 0 | output |
| 0 | 0 | 1 | output value of FF to left (shift right) |
| 0 | 1 | 0 | output value of FF to right (shift left) |
| 0 | 1 | 1 | input |



## Shift register application

Q Parallel-to-serial conversion for serial transmission


## Pattern recognizer

Q Combinational function of input samples

- In this case, recognizing the pattern 1001 on the single input signal



## Counters

Q Sequences through a fixed set of patterns
Q In this case, 1000, 0100, 0010, 0001

- If one of the patterns is its initial state (by loading or set/reset)



## Activity

Q How does this counter work?


## Binary counter

Q Logic between registers (not just multiplexer)
Q XOR decides when bit should be toggled

- Always for low-order bit, only when first bit is true for second bit, and so on



## Four-bit binary synchronous up-counter

Q Standard component with many applications

- Positive edge-triggered FFs w/ synchronous load and clear inputs
- Parallel load data from D, C, B, A
- Enable inputs: must be asserted to enable counting
- RCO: ripple-carry out used for cascading counters
- High when counter is in its highest state 1111
- Implemented using an AND gate

(2) RCO goes high
(3) High order 4-bits are incremented
(1) Low order 4-bits $=1111$


## Offset counters

Q Starting offset counters - use of synchronous load

- e.g., 0110, 0111, 1000, 1001, 1010, 1011, 1100, 1101, 1111, 0110, ...

Q Ending offset counter - comparator for ending value

- e.g., 0000, 0001, 0010, ..., 1100, 1101, 0000


Q Combinations of the above (start and stop value)


## Sequential circuits

- Circuits with feedback
- Outputs $=\mathrm{f}$ (inputs, past inputs, past outputs)

Q Basis for building "memory" into logic circuits
Q Door combination lock is an example of a sequential circuit

- State is memory
- State is an "output" and an "input" to combinational logic
- Combination storage elements are also memory



## Sequential logic summary

Q Fundamental building block of circuits with state

- Latch and flip-flop
- R-S latch, R-S master/slave, D master/slave, edge-triggered D flip-flop

Q Timing methodologies

- Use of clocks
- Cascaded FFs work because propagation delays exceed hold times
- Beware of clock skew

Q Asynchronous inputs and their dangers

- Synchronizer failure: what it is and how to minimize its impact

Q Basic registers

- Shift registers
- Counters

