

---

# Computer Architecture

## Basics of Datapath

---

# Combinational Logic Elements

---


- ❑ Stateless logic
  - No embedded state (memory)
  - Output fully dependent on inputs
  - Any function possible
    - AND, OR, NAND, NOR, XOR, NOT...



AND




OR




NOT

# Combinational Logic Elements

## □ Adder



## □ ALU





ALU control input	Function
0000	AND
0001	OR
0010	add
0110	subtract
0111	set on less than


# Combinational Logic Elements

## ❑ Multiplexor

- A two-input multiplexor




- A 32-bit wide 2-to-1 multiplexor



# Storage Elements

## □ Register


- Similar to the D Flip Flop except
  - N-bit input and output
  - Write Enable input
- Write Enable :
  - 0 : Data Out will not change
  - 1 : Data Out will become Data in
- Stored data changes only on falling clock edge!



# Storage Elements

## ❑ Register File consists of 32 registers:

- Two 32-bit output busses:
  - Read data1 and Read data2
- One 32-bit input bus: Write data
- Register 0 hard-wired to value 0



## ❑ Register is selected by:


- Read register1 selects the register to put on Read data1
- Read register2 selects the register to put on Read data2
- Write register selects the register to be written via write data when  $\text{RegWrite} = 1$

## ❑ Clock input (CLK)

- The CLK input is a factor only for write operation (data changes only on falling clock edge)

# Storage Elements

- ❑ Memory has two busses:
  - One output bus : Read data (Data Out)
  - One input bus : Write data (Data In)




- ❑ Address selects
  - the word to put on Data Out when MemRead = 1
  - the word to be written via the Data In when MemWrite = 1
- ❑ Clock input (CLK)
  - The CLK input is a factor only for write operation (data changes only on falling clock edge)

# Clocking


- All storage elements clocked by the same clock edge
  - Edge-triggered clocking (falling clock edge)
  - One clock period per clock cycle
  - Design always works if the clock is “slow enough”

$$\text{Cycle Time} = t_{\text{prop}} + t_{\text{combinational}} + t_{\text{setup}} + t_{\text{skew}}$$





# add Instruction



## □ add rd, rs, rt

$IR \leftarrow \text{mem}[PC];$

$R[rd] \leftarrow R[rs] + R[rt];$

$PC \leftarrow PC + 4;$


## RTL Description

Fetch instruction from memory

ADD instruction

Calculate next address

# sub Instruction



□ `sub rd, rs, rt`

$IR \leftarrow \text{mem}[PC];$

$R[rd] \leftarrow R[rs] + \sim R[rt] + 1;$

$PC \leftarrow PC + 4;$


## RTL Description

Fetch instruction from memory

SUB instruction

Calculate next address

# lw Instruction



## □ lw rt, rs, imm16

$IR \leftarrow \text{mem}[PC];$

$\text{Addr} \leftarrow R[\text{rs}] + \text{SignExt}(\text{imm16});$

$R[\text{rt}] \leftarrow \text{Mem}[\text{Addr}];$

$PC \leftarrow PC + 4;$

## RTL Description


Fetch instruction from memory

Compute memory address

Load data into register

Calculate next address

# sw Instruction



101011

## □ sw rt, rs, imm16

$IR \leftarrow \text{mem}[PC];$

$\text{Addr} \leftarrow R[\text{rs}] + \text{SignExt}(\text{imm16});$

$\text{Mem}[\text{Addr}] \leftarrow R[\text{rt}];$

$PC \leftarrow PC + 4;$

## RTL Description


Fetch instruction from memory

Compute memory address

Store data into memory

Calculate next address

# beq Instruction



## □ beq rt, rs, imm16

IR ← mem[PC];

Cond ← R[rs] + ~R[rt] + 1;

if (Cond == 0) then

PC ← PC + 4 + (SignExt(imm16) << 2);

(Branch if equal)

else

PC ← PC + 4;

(Fall through otherwise)

## RTL Description


Fetch instruction from memory

Compute conditional Cond

# Instruction Format Summary

## □ Add, sub, and, or


- add rd, rs, rt
- sub rd, rs, rt



R-format Instruction

## □ Load, store

- lw rt, rs, imm16
- sw rt, rs, imm16




I-format Instruction


## □ Branch

- beq rt, rs, imm16

# PC-Related Datapath




# Datapath for R-format Instructions







# Datapath for a Load or Store



# Datapath for a Branch



# R-type + (Load or Store)



# R-type + (Load or Store) + Branch

