Memory management units

#Memory management unit (MMU) translates addresses:



Access time comparison

Media	Read	Write	Erase
DRAM	60ns (2B) 2.56us (512B)	60ns (2B) 2.56us (512B)	N/A
NOR flash	150ns (2B) 14.4us (512B)	211us (2B) 3.53ms (512B)	1.2s (128KB)
NAND flash	10.2us (2B) 35.9us (512B)	201us (2B) 226us (512B)	2ms (16KB, 128K)
Disk	12.5ms (512B) (Average seek)	14.5ms (512B) (Average seek)	N/A

Price

► HDD<<NAND<DRAM<NOR</p>

MMU

₭ Responsible for
 VIRTUAL → PHYSICAL
 address mapping
 ₭ Sits between CPU and cache



Cache operates on Physical Addresses (mostly - some research on VA cache)

Computers as Components

Address translation

Requires some sort of register/table to allow arbitrary mappings of logical to physical addresses.

#Two basic schemes:

△paged.

Segmentation and paging can be combined (x86).

Segmented vs paged

%Two types of address translation

- %Segmenting
 - △A large, arbitrarily sized region of memory
 - △A segment: a start address, (nonuniform) size
- % Paging
 - Support small, equal sized region of memory
 - △A page: a start address
- **#**Paged segment: fragmentation

Segments and pages



Computers as Components

Segment address translation



Memory management tasks

 Allows programs to move in physical memory during execution (on-demand).
 Allows virtual memory:

memory images kept in secondary storage;
 images returned to main memory on demand during execution.

Page fault: request for location not resident in memory.

Page table

Coperating System allocates pages of physical memory to users
Constructs page tables
one for each user
Obtain page address from memory address to select a page table entry

Page table

Page table entry contains physical page address if not a page fault

- **#**Page fault is an exception
- ∺Page fault handler
 - Read the requested data from disc to main memory

○ Update the MMU's page table

Paging – address translation



Virtual memory space

Here a Page Table Entries can also point to disc blocks

- ☐If Valid bit is set, page in memory (address is physical page address);
- □ If cleared, page "swapped out" (address is disc block address)
- MMU hardware generates page fault when swapped out page is requested

Allows virtual memory space to be larger than physical memory

- Only "working set" is in physical memory
- ☐Remainder on paging disc

Page fault handler

² Page Fault Handler: part of OS kernel \square Read page table (assumed to be in memory) \square Finds usable physical page (limited resource) **K**LRU algorithm Writes it back to disc if modified Reads requested page from paging disc △ Adjusts page table entries Memory access re-tried

Page Fault



Physical Memory

Page table - practicalities

H Page size \land 8 kbyte pages \Rightarrow k = 13 $\square q = 32, q - k = 19$ So page table size $\ge 2^{19} \approx 0.5 \text{ x} 10^6 \text{ entries}$ \boxtimes Each entry 4 bytes $\Rightarrow 0.5 \ge 10^6 \times 4 \approx 2$ Mbytes! \Re Page tables can take a lot of memory!

Larger page sizes reduce page table size *but* can waste space (fragmentation)

Page table - practicalities

Page tables are stored in main memory
 They're too large to be in smaller memories!
 MMU needs to read page table for address translation

... Address translation can require additional memory accesses!

Page Fault can be a never ending story

Can be an expensive process!
▲Usual to allow page tables to be swapped out too!
⇒Page fault can be generated on the page tables!

MMU - Protection

∺ Page table entries

Extra bits are added to specify access rights

≥ Set by OS (software)

but

⊠Checked by MMU hardware!

Access control bits

Read

⊠Write

⊠Read/Write

⊠Execute only

Alternative Page Table Styles

%Inverted Page tables

One page table entry (PTE) / page of physical memory

MMU has to search for correct VA entry

- \therefore PowerPC hashes VA \rightarrow PTE address
 - PTE address = h(VA)
 - *h* hash function

 \boxtimes Hashing \Rightarrow collisions

Hash functions in hardware

 \square "hash" of *n* bits to produce *m* bits (Usually *m* << *n*) \square Fewer bits reduces information content

Inverted page table

#Hash functions in hardware

- "Fewer bits reduces information content"
 - \boxtimes There are only 2^m distinct values now!
 - Some *n*-bit patterns will reduce to the same *m*-bit patterns
- ∧ Trivial example
 × 2-bits → 1-bit with xor
 × $h(x_1 x_0) = x_1 \operatorname{xor} x_0$



Inverted page table

 \Re One page table entry per physical page High HMU has to search for correct VA entry \square PowerPC hashes VA \rightarrow PTE address \triangle Hashing \Rightarrow collisions PTEs are linked together \bowtie PTE contains tags (like cache) and link bits MMU searches linked list to find correct entry Smaller Page Tables / Longer searches

Inverted page table



Computers as Components

Fast Address Translation

- % two+ memory accesses for each datum?
 - △Page table 1 3 (single 3 level tables)
 - Actual data 1
 - System can be slowed down
- **%** Translation Look-Aside Buffer
 - Acronym: TLB or TLAB
 - Small cache of recently-used page table entries
 - Usually fully-associative
 - Can be quite small!

TLB - Examples

#TLB sizes

△MIPS R10000 1996 64 entries△Pentium 4 (Prescott) 2006 64 entries

- One page table entry / page of data
- Locality of reference
 - Programs spend a lot of time in same memory region
- ⇒ TLB hit rates tend to be very high
 - 98%
 - ⇒ Compensate for cost of a miss

(many memory accesses –

but for only 2% of references to memory!)

Computers as Components

TLB – Sequential access

- ₭ Luckily, sequential access is fine!
- Example: large (several MByte) matrix of doubles (8 bytes floating point values)

 \land 8kbyte pages => 1024 doubles/page

 \Re Sequential access, eg sum all values:

for(j=0;j<n;j++)

$$sum = sum + x[j]$$

Memory Hierarchy - Operation



Computers as Components

ARM memory management

 \Re Memory region types: \bigtriangleup section: 1 Mbyte block; △large page: 64 kbytes; \Re An address is marked as section-mapped or page-mapped. HTwo-level translation scheme.

ARM address translation



Elements of CPU performance

Cycle time.CPU pipeline.Memory system.

Pipelining

Several instructions are executed simultaneously at different stages of completion.

- ₭Various conditions can cause pipeline bubbles that reduce utilization:
 - △branches;
 - memory system delays;



Performance measures

#Latency: time it takes for an instruction to get through the pipeline.

- CPI (cycle per instruction)
- Clock cycle
- ****Throughput:** number of instructions executed per time period.

△IPC (instruction per cycle)

☑ Frequency

Pipelining increases throughput without reducing latency.

ARM7 pipeline

ARM pipeline execution



Pipeline stalls

#If every step cannot be completed in the same amount of time, pipeline stalls.
#Bubbles introduced by stall increase latency, reduce throughput.

ARM multi-cycle LDMIA instruction





time

Control stalls

Branches often introduce stalls (branch penalty).

Stall time may depend on whether branch is taken.

₩May have to squash instructions that already started executing.

Bon't know what to fetch until condition is evaluated.





Delayed branch

 *A solution to reduce branch penalty
 *To increase pipeline efficiency, delayed branch mechanism requires n (1~2) instructions after branch always executed whether branch is executed or not.

Example: ARM execution time

#Determine execution time of FIR filter: for (i=0; i<N; i++) f = f + c[i]*x[i]; </pre>

Constant on the state of the

►BLT loop takes 1 cycle best case, 3 worst case.

FIR filter ARM code

```
; loop body
                                    Loop (LDR r4,[r3,r8]; get value of c[i]
                                           LDR r6,[r5,r8] ; get value of x[i]
; loop initiation code
                                           MUL r4,r4,r6 ; compute c[i]*x[i]
MOV r0, #0; use r0 for i, set to 0
                                           ADD r2,r2,r4 ; add into running sum
MOV r8,\#0; use an index for arrays
                                           ; update loop counter and array index
ADR r2,N ; get address for N
                                           ADD r8,r8,#4 ; add one to array index
LDR r1,[r2] ; get value of N
                                           ADD r0,r0,#1 ; add 1 to i
MOV r_{2,\#0}; use r_{2} for f, set to 0
                                           ; test for exit
ADR r3,c ; load r3 with C base
                                          CMP r0,r1
BLT loop ; if i < N, continue loop
ADR r5,x; load r5 with x base
                                   2 or 4
```

loopend ...

FIR filter performance by block

Block	Variable	# instructions	# cycles
Initialization	t _{init}	7	7
Body	t _{body}	4	4
Update	t _{update}	2	2
Test	t _{test}	2	[2,4]

$$t_{loop} = t_{init} + N(t_{body} + t_{update}) + (N-1) t_{test,worst} + t_{test,best}$$
Loop test succeeds is worst case
Loop test fails is best case

Memory system performance

Caches introduce indeterminacy in execution time.

 \square Depends on order of execution.

Cache miss penalty: added time due to a cache miss.

CPU power consumption

Most modern CPUs are designed with power consumption in mind to some degree.

₭Power vs. energy:

A heat depends on power consumption;

△battery life depends on energy consumption.

CMOS power consumption

***Voltage drops:** power consumption proportional to V².

- ***Toggling:** more activity means more power.
- **Example:** Leakage: basic circuit characteristics; can be eliminated by disconnecting power.

CPU power-saving strategies

Reduce power supply voltage.
Run at lower clock frequency.

Disable function units with control signals when not in use.

Bisconnect parts from power supply when not in use.

Power management styles

Static power management: does not depend on CPU activity.

☑ Example: user-activated power-down mode.

CPU activity. **Based on**

Example: disabling off function units.