### 4.6 Debugging embedded systems

### % Challenges:

- △target may be hard to control;
- △setup sequence may be complex.

### Host/target design

### Use a host system to prepare software for target system:



Computers as Components

### **Host-based tools**

### **#**Cross compiler:

Compiles code on host for target system.

### 

- displays target state, allows target system to be controlled.
- △ by establishing a debug message protocol and using an interface like TCP/IP for communication between host development system and the target system, where the application to be debugged actually runs.

### **Software for debuggers**

#A monitor, which is a small debug handler application, should run in user space on the target. It usually idles in user space memory and gets triggered by a dedicated debug interrupt.

\* This is when it starts sending status information via a dedicated TCP/IP port to the host system where the debugger itself is waiting to pick up the data it receives.

### **Software for debuggers**

\*The debug interrupt could be caused by a breakpoint or data watchpoint being hit. It could also be triggered by an explicit action on the debug host.

Here the second seco

### **Breakpoints**

∺A breakpoint allows the user to stop execution, examine system state, and change state.

**Replace** the breakpointed instruction with a subroutine call to the monitor program.

Can you set breakpoints in programs running out of ROM?

No, but ROM emulator can be used

### **ARM breakpoints**

 0x400
 MUL r4,r6,r6
 0x400
 MUL r4,r6,r6

 0x404
 ADD r2,r2,r4
 0x404
 ADD r2,r2,r4

 0x408
 ADD r0,r0,#1
 0x408
 ADD r0,r0,#1

 0x40c
 B loop
 0x40c
 BL bkpoint

uninstrumented code code with breakpoint

### **Breakpoint handler actions**

- Save registers.
- ₭ Allow user to examine machine.
- **Before returning, restore system state.** 
  - (when the breakpoint is erased) Safest way to continue execution is to replace back the original instruction while fixing the return address.
  - (when the breakpoint is to remain) Put another temp breakpoint after replacing back the original instruction. When reached to the temp breakpoint after executing the original instruction, replace back the original breakpoint, remove the temp breakpoint, and resume execution.

### In-circuit emulators (ICE)

- A microprocessor in-circuit emulator is a specialized hardware tool to help debug in aspecially-instrumented microprocessor.
- #Allows you to stop execution, examine CPU state, modify registers.

He emulator is a bridge between your target and your PC, giving you both an interactive terminal peering deeply into the target, while providing a rich set of debugging resources.

### **Embedded ICE in ARM**



### **Hardware or ISS target**



### History

- ₭ In the beginning, there was the ROM debug monitor.
- # After that the in-circuit emulator (ICE) came. By using special bond-out versions of processors, an ICE provides capabilities far beyond those of a simple ROM monitor.
- Now, dedicated debug circuitry is integrated into their chips. Or, simply software debug capabilities are added to their existing JTAG ports. Collectively, we'll call these technologies on-chip debug. Such hardware-based capabilities take the place of a software debug monitor, yet offer some additional features previously associated only with emulators.

## What does the debugger need to know?

- Programmers' model:
  System components
  System busses
  Base addresses
  Device registers
  Debug access description:
  Debug access to processors
  - Other debug devices
  - Debug interconnections



### Logic analyzer

A logic analyzer records the values of multiple channels into an internal memory and then display them on the display

△Timing mode



Computers as Components

### Logic analyzer architecture





### % Monitors bus transaction for a specific bus (AHB/APB or PLB/OPB)



Computers as Components

### State and timing modes

Timing mode: several samples per period
 For glitch oriented debugging
 more memory
 State mode: one sample per period
 For sequential oriented problem

### **Boundary scan**

Simplifies testing of multiple chips on a board.

- Registers on pins can be configured as a scan chain.
- Used for debuggers, in-circuit emulators.

### **#JTAG**



### How to exercise code

- ₭ Run on host system.
- ₭ Run on target system.
- ∺Run in instruction-level simulator.
- ∺Run on cycle-accurate simulator.

₭ Run in hardware/software co-simulation environment.

### **Debugging real-time code**

### ∺Harder to diagnose

- Bugs in drivers can cause non-deterministic behavior in the foreground problem.
- △Bugs may be timing-dependent.

## 4.7 System-level performance analysis

## #Performance depends on all the elements of the system:

- CPU.
- Cache.
- ⊡Bus.
- Main memory.
- $\square$ I/O device.

### **Instruction fetch**

## Move data from memory to CPU to process it

△Read from memory.



### **Bandwidth as performance**

### **Bandwidth applies to several components:**

- Memory
- <mark>⊡Bus</mark>

## ∺Different parts of the system run at different clock rates.

Different components may have different widths (bus, memory).

### **Bandwidth and data transfers**

- ₩Per video frame: 320 x 240 x 3 = 230,400
  bytes.
  - ─ Transfer in 1/30 sec.
- Transfer 1 byte/ $\mu$ sec, 0.23 sec per frame.
  - $\square$ Too slow.
- % Increase bandwidth:

  - Increase bus clock rate.

### H.264/AVC 720p

# Cone movie video without compression △ 720 x 480 pixels per frame △ 30 frames per second △ Total 90 minutes △ Full color

The total quantity of data = 167.96 G Bytes !!

**%**Video compression technique is important

### **Bus bandwidth**

- **∺** T: *#* bus cycles.
- ₭ P: time/bus cycle.
- **#** Total time for transfer:

 $\Box$ t = TP.

- **H** D: data payload length (cycles) **H** O1 + O2 = overhead O (cycles)
  - 🗠 Address, handshaking
- ∺ N bytes to be transferred
- 🔀 Bus width: W bytes



### **Bus burst transfer bandwidth**

₭ T: # bus cycles.
₭ P: time/bus cycle.
₭ Total time for transfer:
▲ t = TP.
₭ D: data payload length.
₭ O1 + O2 = overhead O.
₭ N bytes to be transferred



### **Memory aspect ratios**



Computers as Components

### Memory access times

- Hemory component access times comes from chip data sheet.
  - △Page modes allow faster access for successive transfers on same page.
- **\*** What if data doesn't fit naturally into physical words:
- ∺ A pixel: RGB 24-bit
  - An access for 24-bit-wide memory
  - △ 3 accesses for 8-bit wide memory
  - how about 32-bit wide memory
    - ☑ waste one byte for each access
    - 🗵 packing

### **Bus performance bottlenecks**

% Transfer 320 x 240
video frame @ 30
frames/sec = 612,000
bytes/sec.

₭ Is performance bottleneck bus or memory?



### Bus performance bottlenecks, cont'd.

**However Bus:** Bus: assume 1 MHz bus, D=1, O=3:

 $T_{\text{basic}} = (1+3)612,000/2 = 1,224,000$  cycles = 1.224 sec.

### #Memory: try burst mode B=4, width w=0.5. (assume 10MHz)

 $T_{mem} = (4*1+4)612,000/(4*0.5) = 2,448,000$ cycles = 0.2448 sec.

### **Performance** spreadsheet

bus		memory		
clock period	1.00E-06	clock period	1.00E-08	
W	2	W	0.5	
D	1	D	1	
0	3	0	4	
		В	4	
N	612000	N	612000	
T_basic	1224000	T_mem	2448000	
t	1.22E+00	t	2.45E-02	

### **4.7.2 Parallelism**



### **4.7.2 Parallelism**



## 5. Program design and analysis

### **State machine**

- Suitable to reactive systems
- **∺** Interactive
  - △At their own speed
  - Making it wait
- **#**Reactive
  - ☐Intended to be deterministic
  - Cannot wait
- 🔀 Real-time
  - value: logical correctness
  - when: timing constraints

### **State machine example**



### **C** implementation

}

```
#define IDLE 0
#define SEATED 1
#define BELTED 2
#define BUZZER 3
switch (state) {
  case IDLE: if (seat) { state = SEATED; timer_on = TRUE; }
       break;
  case SEATED: if (belt) state = BELTED;
               else if (timer) state = BUZZER;
       break;
```

## Signal processing and circular buffer

## Commonly used in signal processing: △new data constantly arrives; △each datum has a limited lifetime.



## ∺Use a circular buffer to hold the data stream.

### **Circular buffer**



### Circular buffer

### **Circular buffers**

### #Indexes locate currently used data, current input data:



Computers as Components

### **Circular buffer implementation: FIR filter**

```
int circ_buffer[N], circ_buffer_head = 0;
int c[N]; /* coefficients */
```

```
int ibuf, ic;
for (f=0, ibuff=circ_buff_head, ic=0;
     ic<N; ibuff=(ibuff==N-1?0:ibuff++), ic++)
f = f + c[ic]*circ_buffer[ibuf];
```



## Elastic buffer: holds data that arrives irregularly.

### **Buffer-based queues**

```
#define Q_SIZE 32
#define Q_MAX (Q_SIZE-1)
int q[Q_MAX], head, tail;
void initialize_queue() { head =
   tail = 0; }
void enqueue(int val) {
   if (((tail+1)%Q_SIZE) ==
   head) error();
   q[tail]=val;
   if (tail == Q_MAX) tail = 0;
   else tail++;
}
```

```
int dequeue() {
    int returnval;
    if (head == tail) error();
    returnval = q[head];
    if (head == Q_MAX) head =
    0;
        else head++;
    return returnval;
}
```

### **5.2 Models of programs**

Source code is not a good representation for programs:

⊡clumsy;

Ieaves much information implicit.

Compilers derive intermediate representations to manipulate and optimize the program.

### **Data flow graph**

 Boes not represent control. No conditional High Models basic block: $\bigtriangleup$  code with an entry and an exit.  $\mathbf{H}$  Describes the minimal ordering requirements on operations.

### Single assignment form

w = a + b;w = a + b;x = a - c;x1 = a - c;y = x + d;y = x1 + d;x = a + c;x2 = a + c;z = y + e;z = y + e;

### original basic block single assig

### single assignment form

### **Data flow graph**

x = a + b; y = c - d; z = x \* y; y1 = b + d;

First, convert it to single assignment form



DFG

### **DFGs and partial orders**



Partial order: #a+b, c-d; b+d, x\*y

Can do pairs of operations in any order.

### **Control-data flow graph**

### **Data flow node**

### Encapsulates a data flow graph:

$$\begin{aligned} \mathbf{x} &= \mathbf{a} + \mathbf{b};\\ \mathbf{y} &= \mathbf{c} + \mathbf{d} \end{aligned}$$

Write operations in basic block form for simplicity.





#### **Equivalent forms**

### **CDFG** example

if (cond1) bb1(); else bb2(); bb3(); switch (test1) { case c1: bb4(); break; case c2: bb5(); break; case c3: bb6(); break; }



### for loop

for (i=0; i<N; i++)
 loop\_body();
for loop</pre>

i=0;
while (i<N) {
 loop\_body(); i++; }
equivalent</pre>



### **Assembly and linking**

### **#Last steps in compilation:**



### **ARM Development tools**



### Multiple-module programs

## Programs may be composed from several files.

## #Addresses become more specific during processing:

- relative addresses are measured relative to the start of a module;
- △absolute addresses are measured relative to the start of the CPU address space.

### Assemblers

### **#**Major tasks:

- △generate binary for symbolic instructions;
- Interpretended in the second secon
- △handle pseudo-ops (data, etc.).
- ∺Generally one-to-one translation.
- **#**Assembly labels:
  - ORG 100
  - label1 ADR r4,c

### Symbol table

ADD r0,r1,r2 xx ADD r3,r4,r5 CMP r0,r3 yy SUB r5,r6,r7

assembly code

xx 0x8yy 0x10

### symbol table

### Symbol table generation

#Use program location counter (PLC) to determine address of each location.
#Scan program, keeping count of PLC.
#Addresses are generated at assembly time, not execution time.

### Symbol table example



xx 0x8 yy 0x16

### **Two-pass assembly**

### **Relative address generation**

Some label values may not be known at assembly time.

₭ Labels within the module may be kept in relative form.

Must keep track of external labels---can't generate full binary for instructions that use external labels.

### **Pseudo-operations**

- ► EQU generates symbol table entry without advancing PLC.
- □ Data statements define data blocks.



## Combines several object modules into a single executable module.

**#**Jobs:

resolve labels across modules.

### **Externals and entry points**

% Externals:

- % Entry points
- Combines several object modules into a single executable module.

**#**Jobs:

△put modules in order;

resolve labels across modules.

### **Externals and entry points**

// file 1	//file2
label1 LDR r0,[r1]	label2 ADR var1
ADR a	B label3
 D lahal 2	
Biadeiz	x %1
	y %1
var1 %1	a %10
External ref entry points	External ref entry points
a label1	var1 label2
label2 var1	label3 x
	У
	a

### **Module ordering**

Code modules must be placed in absolute positions in the memory space.

**Load map** or linker flags control the order of modules.



Computers as Components

### **Dynamic linking**

Some operating systems link modules dynamically at run time:

- Shares one copy of library among all executing programs;
- △allows programs to be updated with new versions of libraries.