## Ch 8. Working with Finite State Machines

## State Minimization / Reduction

- Motivation
- Odd Parity Checker example
- Two alternative state diagrams
- Identical output behavior on all input strings
- FSMs are equivalent, but require different implementations
- S0, S2 are equivalent states
- Both output a 0
- Both transition to S1 on a 1 and self-loop on a 0



## State Minimization / Reduction (cont'd)

- Goal
- Identify and combine equivalent states
- Equivalent states:
- same outputs (Mealy: for all input combinations)
- for all input combinations, transition to same or equivalent states
- Design state diagram without concern for \# of states, reduce later
- Implement FSM with fewest possible states
- Reduce the number of gates and flip-flops needed for implementation


## State Minimization / Reduction (cont'd)

- Example specification
- Name: four-bit sequence (0110 or 1010) detector
- Input: $X=\{0,1\}$
- Output: Z = \{0, 1\}
- Behavior:
$Z=\left\{\begin{array}{l}1 \text { if each 4-bit input sequence (no overlap) is } 0110 \text { or } 1010 \\ 0 \text { otherwise }\end{array}\right.$
- Sample behavior
- $X=00100110110010100011$...
- $Z=00000001000000010000 \ldots$


## State Minimization / Reduction (cont'd)

- Initial State Diagram (of a Mealy implementation)
- There are 16 unique paths through the state diagram, one for each possible 4-bit pattern.
- 15 states, and 30 transitions.



## State Minimization / Reduction (cont'd)

- Upper bound of \#states and \#transitions for n-length bit pattern
- \#states $=\sum_{i=0}^{n-1} 2^{i}=2^{n}-1$
- \#transition $=2 x$ \#states $=2\left(2^{n}-1\right)$
- Example: $\mathrm{n}=3: 7$ states, 14 transitions
$\mathrm{n}=4$ : 15 states, 30 transitions


## State Minimization / Reduction (cont'd)

- Algorithm sketch for state reduction
- 1. group together states that have the same outputs
- These states are potentially equivalent.
- 2. examine the transitions to see if they go to the same next state for every input combination
- If they do, the states are equivalent.
- combine them into a renamed new state.
- change all transitions to the states into the newly combined states.
- 3. repeat (1)~(2) until no additional states can be combined
- polynomial time procedure


## Row-Matching method

- Initial state transition table

|  | Next State |  |  |  |  | Output |  |
| ---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Past Input Seq. | Present State | $\mathrm{X}=0$ | $\mathrm{X}=1$ | $\mathrm{X}=0$ | $\mathrm{X}=1$ |  |  |
| Reset | $\mathrm{S}_{0}$ | $\mathrm{~S}_{1}$ | $\mathrm{~S}_{2}$ | 0 | 0 |  |  |
| 0 | $\mathrm{~S}_{1}$ | $\mathrm{~S}_{3}$ | $\mathrm{~S}_{4}$ | 0 | 0 |  |  |
| 1 | $\mathrm{~S}_{2}$ | $\mathrm{~S}_{5}$ | $\mathrm{~S}_{6}$ | 0 | 0 |  |  |
| 00 | $\mathrm{~S}_{3}$ | $\mathrm{~S}_{7}$ | $\mathrm{~S}_{8}$ | 0 | 0 |  |  |
| 01 | $\mathrm{~S}_{4}$ | $\mathrm{~S}_{9}$ | $\mathrm{~S}_{10}$ | 0 | 0 |  |  |
| 10 | $\mathrm{~S}_{5}$ | $\mathrm{~S}_{11}$ | $\mathrm{~S}_{12}$ | 0 | 0 |  |  |
| 11 | $\mathrm{~S}_{6}$ | $\mathrm{~S}_{13}$ | $\mathrm{~S}_{14}$ | 0 | 0 |  |  |
| 000 | $\mathrm{~S}_{7}$ | $\mathrm{~S}_{0}$ | $\mathrm{~S}_{0}$ | 0 | 0 |  |  |
| 001 | $\mathrm{~S}_{8}$ | $\mathrm{~S}_{0}$ | $\mathrm{~S}_{0}$ | 0 | 0 |  |  |
| 010 | $\mathrm{~S}_{9}$ | $\mathrm{~S}_{0}$ | $\mathrm{~S}_{0}$ | 0 | 0 | Row-Matching: |  |
| 011 | $\mathrm{~S}_{10}$ | $\mathrm{~S}_{0}$ | $\mathrm{~S}_{0}$ | 1 | 0 | the same next-states |  |
| 100 | $\mathrm{~S}_{11}$ | $\mathrm{~S}_{0}$ | $\mathrm{~S}_{0}$ | 0 | 0 | and output values |  |
| 101 | $\mathrm{~S}_{12}$ | $\mathrm{~S}_{0}$ | $\mathrm{~S}_{0}$ | 1 | 0 | $\mathrm{~S}_{10}$ and $\mathrm{S}_{12}-\mathrm{S}_{10}$ |  |
| 110 | $\mathrm{~S}_{13}$ | $\mathrm{~S}_{0}$ | $\mathrm{~S}_{0}$ | 0 | 0 |  |  |

## Row-Matching method (cont'd)

- Revised state transition table after S10 and S12 are combined

|  |  |  |  |  | Next State |  | Output |  |
| ---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Past Input Seq. | Present State | $\mathrm{X}=0$ | $\mathrm{X}=1$ | $\mathrm{X}=0$ | $\mathrm{X}=1$ |  |  |  |
| Reset | $\mathrm{S}_{0}$ | $\mathrm{~S}_{1}$ | $\mathrm{~S}_{2}$ | 0 | 0 |  |  |  |
| 0 | $\mathrm{~S}_{1}$ | $\mathrm{~S}_{3}$ | $\mathrm{~S}_{4}$ | 0 | 0 |  |  |  |
| 1 | $\mathrm{~S}_{2}$ | $\mathrm{~S}_{5}$ | $\mathrm{~S}_{6}$ | 0 | 0 |  |  |  |
| 00 | $\mathrm{~S}_{3}$ | $\mathrm{~S}_{7}$ | $\mathrm{~S}_{8}$ | 0 | 0 |  |  |  |
| 01 | $\mathrm{~S}_{4}$ | $\mathrm{~S}_{9}$ | $\mathrm{~S}_{10}^{\prime}$ | 0 | 0 |  |  |  |
| 10 | $\mathrm{~S}_{5}$ | $\mathrm{~S}_{11}$ | $\mathrm{~S}_{10}^{1}$ | 0 | 0 |  |  |  |
| 11 | $\mathrm{~S}_{6}$ | $\mathrm{~S}_{13}$ | $\mathrm{~S}_{14}$ | 0 | 0 |  |  |  |
| 000 | $\mathrm{~S}_{7}$ | $\mathrm{~S}_{0}$ | $\mathrm{~S}_{0}$ | 0 | 0 |  |  |  |
| 001 | $\mathrm{~S}_{8}$ | $\mathrm{~S}_{0}$ | $\mathrm{~S}_{0}$ | 0 | 0 |  |  |  |
| 010 | $\mathrm{~S}_{9}$ | $\mathrm{~S}_{0}$ | $\mathrm{~S}_{0}$ | 0 | 0 |  |  |  |
| 011 or 101 | $\mathrm{~S}_{10}^{\prime}$ | $\mathrm{S}_{0}$ | $\mathrm{~S}_{0}$ | 1 | 0 |  |  |  |
| 100 | $\mathrm{~S}_{11}$ | $\mathrm{~S}_{0}$ | $\mathrm{~S}_{0}$ | 0 | 0 |  |  |  |
| 110 | $\mathrm{~S}_{13}$ | $\mathrm{~S}_{0}$ | $\mathrm{~S}_{0}$ | 0 | 0 |  |  |  |
| 111 | $\mathrm{~S}_{14}$ | $\mathrm{~S}_{0}$ | $\mathrm{~S}_{0}$ | 0 | 0 |  |  |  |

## Row-Matching method (cont'd)

- Row-matching iteration

|  |  |  |  | Next State |  |
| ---: | :---: | :---: | :---: | :---: | :---: |
| Output |  |  |  |  |  |
| Input Sequence | Present State | $\mathrm{X}=0$ | $\mathrm{X}=1$ | $\mathrm{X}=0$ | $\mathrm{X}=1$ |
| Reset | $\mathrm{S}_{0}$ | $\mathrm{~S}_{1}$ | $\mathrm{~S}_{2}$ | 0 | 0 |
| 0 | $\mathrm{~S}_{1}$ | $\mathrm{~S}_{3}$ | $\mathrm{~S}_{4}$ | 0 | 0 |
| 1 | $\mathrm{~S}_{2}$ | $\mathrm{~S}_{5}$ | $\mathrm{~S}_{6}$ | 0 | 0 |
| 00 | $\mathrm{~S}_{3}$ | $\mathrm{~S}_{7}$ | $\mathrm{~S}_{8}$ | 0 | 0 |
| 01 | $\mathrm{~S}_{4}$ | $\mathrm{~S}_{9}$ | $\mathrm{~S}_{10}^{\prime}$ | 0 | 0 |
| 10 | $\mathrm{~S}_{5}$ | $\mathrm{~S}_{11}$ | $\mathrm{~S}_{10}^{1}$ | 0 | 0 |
| 11 | $\mathrm{~S}_{6}$ | $\mathrm{~S}_{13}$ | $\mathrm{~S}_{14}$ | 0 | 0 |
| 000 | $\mathrm{~S}_{7}$ | $\mathrm{~S}_{0}$ | $\mathrm{~S}_{0}$ | 0 | 0 |
| 001 | $\mathrm{~S}_{8}$ | $\mathrm{~S}_{0}$ | $\mathrm{~S}_{0}$ | 0 | 0 |
| 010 | $\mathrm{~S}_{9}$ | $\mathrm{~S}_{0}$ | $\mathrm{~S}_{0}$ | 0 | 0 |
| 011 or 101 | $\mathrm{~S}_{10}$ | $\mathrm{~S}_{0}$ | $\mathrm{~S}_{0}$ | 1 | 0 |
| 100 | $\mathrm{~S}_{11}$ | $\mathrm{~S}_{0}$ | $\mathrm{~S}_{0}$ | 0 | 0 |
| 110 | $\mathrm{~S}_{13}$ | $\mathrm{~S}_{0}$ | $\mathrm{~S}_{0}$ | 0 | 0 |
| 111 | $\mathrm{~S}_{14}$ | $\mathrm{~S}_{0}$ | $\mathrm{~S}_{0}$ | 0 | 0 |

## Row-Matching method (cont'd)

- Row-matching iteration (cont'd)

|  |  |  |  |  | Next State |  |  | Output |  |
| ---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Sequence | Present State | $\mathrm{X}=0$ | $\mathrm{X}=1$ | $\mathrm{X}=0$ | $\mathrm{X}=1$ |  |  |  |  |
| Reset | $\mathrm{S}_{0}$ | $\mathrm{~S}_{1}$ | $\mathrm{~S}_{2}$ | 0 | 0 |  |  |  |  |
| 0 | $\mathrm{~S}_{1}$ | $\mathrm{~S}_{3}$ | $\mathrm{~S}_{4}$ | 0 | 0 |  |  |  |  |
| 1 | $\mathrm{~S}_{7}$ | $\mathrm{~S}_{5}$ | $\mathrm{~S}_{6}$ | 0 | 0 |  |  |  |  |
| 00 | $\mathrm{~S}_{3}$ | $\mathrm{~S}_{7}^{1}$ | $\mathrm{~S}_{7}^{1}$ | 0 | 0 |  |  |  |  |
| 01 | $\mathrm{~S}_{4}$ | $\mathrm{~S}_{7}^{1}$ | $\mathrm{~S}_{10}^{1}$ | 0 | 0 |  |  |  |  |
| 10 | $\mathrm{~S}_{5}$ | $\mathrm{~S}_{7}^{1}$ | $\mathrm{~S}_{10}^{1}$ | 0 | 0 |  |  |  |  |
| 11 | $\mathrm{~S}_{6}$ | $\mathrm{~S}_{7}^{1}$ | $\mathrm{~S}_{7}^{1}$ | 0 | 0 |  |  |  |  |
| not (011 or 101) | $\mathrm{S}_{7}^{1}$ | $\mathrm{~S}_{0}$ | $\mathrm{~S}_{0}$ | 0 | 0 |  |  |  |  |
| 011 or 101 | $\mathrm{S}_{10}^{10}$ | $\mathrm{~S}_{0}$ | $\mathrm{~S}_{0}$ | 1 | 0 |  |  |  |  |

## Row-Matching method (cont'd)

- Final reduced state transition table

|  |  | Next State |  | Output |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input Sequence | Present State | X=0 | $\mathrm{X}=1$ | X=0 | $\mathrm{X}=1$ |
| Reset | S0 | S1 | S2 | 0 | 0 |
| 0 | S1 | S3' | S4' | 0 | 0 |
| 1 | S2 | S4' | S3' | 0 | 0 |
| 00 or 11 | S3' | S7' | S7' | 0 | 0 |
| 01 or 10 | S4' | S7' | S10' | 0 | 0 |
| not (011 or 101) | S7' | S0 | S0 | 0 | 0 |
| 011 or 101 | S10' | S0 | S0 | 1 | 0 |

- Corresponding State Diagram



## Row-Matching method (cont'd)

- Row-matching methods
- Straightforward to understand and easy to implement
- Problem: does not yield the most reduced state table
- Example: 3 State Odd Parity Checker



## Implication Chart method

- Example specification
- Name: three-bit sequence (010 or 110) detector
- Input: $X=\{0,1\}$
- Output: Z = \{0, 1\}
- Behavior:
$Z=\left\{\begin{array}{l}1 \text { if each 3-bit input sequence (no overlap) is } 010 \text { or } 110 \\ 0 \text { otherwise }\end{array}\right.$
- Initial state transition table

|  |  |  |  | Next State |  |
| ---: | :---: | :---: | :---: | :---: | :---: |
| Output |  |  |  |  |  |
| Past Input Seq. | Present State | $\mathrm{X}=0$ | $\mathrm{X}=1$ | $\mathrm{X}=0$ | $\mathrm{X}=1$ |
| Reset | $\mathrm{S}_{0}$ | $\mathrm{~S}_{1}$ | $\mathrm{~S}_{2}$ | 0 | 0 |
| 0 | $\mathrm{~S}_{1}$ | $\mathrm{~S}_{3}$ | $\mathrm{~S}_{4}$ | 0 | 0 |
| 1 | $\mathrm{~S}_{2}$ | $\mathrm{~S}_{5}$ | $\mathrm{~S}_{6}$ | 0 | 0 |
| 00 | $\mathrm{~S}_{3}$ | $\mathrm{~S}_{0}$ | $\mathrm{~S}_{0}$ | 0 | 0 |
| 01 | $\mathrm{~S}_{4}$ | $\mathrm{~S}_{0}$ | $\mathrm{~S}_{0}$ | 1 | 0 |
| 10 | $\mathrm{~S}_{5}$ | $\mathrm{~S}_{0}$ | $\mathrm{~S}_{0}$ | 0 | 0 |
| 11 | $\mathrm{~S}_{6}$ | $\mathrm{~S}_{0}$ | $\mathrm{~S}_{0}$ | 1 | 0 |

## Implication Chart method (cont'd)

- Implication Chart
- Enumerate all possible combinations of states taken two at a time


Naive Data Structure:
Xij will be the same as Xji Also, can eliminate the diagonal


Implication Chart

## Implication Chart method (cont'd)

- Filling in the Implication Chart
- Entry Xij: Row is Si , Column is Sj
- Si is equivalent to Sj if outputs are the same and next states are equivalent
- Xij contains the next states of $\mathrm{Si}, \mathrm{Sj}$ which must be equivalent if Si and Sj are equivalent
- If $\mathrm{Si}, \mathrm{Sj}$ have different output behavior, then Xij is crossed out
- Example:
- S0 transitions to S1 on 0, S2 on 1;
- S1 transitions to S3 on 0, S4 on 1;
- So square $X<0,1>$ contains

S1-S3 S2-S4

S1 entries S1-S3 (transition on zero), S2-S4 (transition on one)

## Implication Chart method (cont'd)

- Starting Implication Chart



## Implication Chart method (cont'd)

- Results of First Marking Pass
- Second Pass Adds No New Information
- S3 and S5 are equivalent
- S4 and S6 are equivalent
- This implies that S1 and S2 are too!

- Reduced State Transition Table

| Input Sequence |  | Present State | $X=0$ | $X=1$ | $X=0$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Reset | $S_{0}$ | $S_{1}^{1}$ | $S_{1}^{1}$ | 0 | 0 |
| 0 or 1 | $S_{1}^{1}$ | $S_{3}^{1}$ | $S_{4}^{1}$ | 0 | 0 |
| 00 or 10 | $S_{3}^{1}$ | $S_{0}$ | $S_{0}^{2}$ | 0 | 0 |
| 01 or 11 | $S_{4}^{1}$ | $S_{0}$ | $S_{0}$ | 1 | 0 |

## Implication Chart method (cont'd)

- Multiple Input State Diagram Example


| Present | Next State |  |  |  | Output |
| :---: | :---: | :---: | :---: | :---: | :---: |
| State | 00 | 01 | 10 | 11 |  |
| $\mathrm{~S}_{0}$ | $\mathrm{~S}_{0}$ | $\mathrm{~S}_{1}$ | $\mathrm{~S}_{2}$ | $\mathrm{~S}_{3}$ | 1 |
| $\mathrm{~S}_{1}$ | $\mathrm{~S}_{0}$ | $\mathrm{~S}_{3}$ | $\mathrm{~S}_{1}$ | $\mathrm{~S}_{5}$ | 0 |
| $\mathrm{~S}_{2}$ | $\mathrm{~S}_{1}$ | $\mathrm{~S}_{3}$ | $\mathrm{~S}_{2}$ | $\mathrm{~S}_{4}$ | 1 |
| $\mathrm{~S}_{3}$ | $\mathrm{~S}_{1}$ | $\mathrm{~S}_{0}$ | $\mathrm{~S}_{4}$ | $\mathrm{~S}_{5}$ | 0 |
| $\mathrm{~S}_{4}$ | $\mathrm{~S}_{0}$ | $\mathrm{~S}_{1}$ | $\mathrm{~S}_{2}$ | $\mathrm{~S}_{5}$ | 1 |
| $\mathrm{~S}_{5}$ | $\mathrm{~S}_{1}$ | $\mathrm{~S}_{4}$ | $\mathrm{~S}_{0}$ | $\mathrm{~S}_{5}$ | 0 |

Symbolic State Diagram

## Implication Chart method (cont'd)

- Multiple Input Example



## Implication Chart method (cont'd)

- The detailed algorithm:

1. Construct implication chart, one square for each combination of states taken two at a time.
2. For each square labeled $\mathrm{Si}, \mathrm{Sj}$,

- if outputs differ, then cross out the square.
- otherwise, write down next state pairs for all input combinations.

3. Advancing through the chart top-to-bottom and left-to-right, - if square $\mathrm{Si}, \mathrm{Sj}$ contains next state pair $\mathrm{Sm}-\mathrm{Sn}$ and square $\mathrm{Sm}, \mathrm{Sn}$ is already crossed out, then cross out squre $\mathrm{Si}, \mathrm{Sj}$.
4. Continue executing Step 3 until no new squares are crossed out.
5. For each remaining square $\mathrm{Si}, \mathrm{Sj}$, we conclude that Si and Sj are equivalent.

## Implication Chart method (cont'd)

- Does the method solve the problem with the odd parity checker?


S 0 is equivalent to S 2
since nothing contradicts this assertion!

Equivalent states in the presence of don't cares

- Equivalence of states is transitive when machine is fully specified
- But its not transitive when don't cares are present
- Example

| e.g., | state | output |  |
| :--- | :--- | :--- | :--- |
| S0 | -0 | S1 is compatible with both S0 and S2 |  |
| S1 | $1-$ | but S0 and S2 are incompatible |  |
| S2 | -1 |  |  |

- No polynomial time algorithm exists for determining best grouping of states into equivalent sets that will yield the smallest number of final states


## When state minimization doesn't help

- Example: edge detector
- outputs 1 when last two input changes from 0 to 1
- Implementation using minimized states


| X | $\mathrm{Q}_{1}$ | $\mathrm{Q}_{0}$ | $\mathrm{Q}_{1}{ }^{+}$ | $\mathrm{Q}_{0}{ }^{+}$ |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 |
| 0 | 1 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 1 | 0 |
| - | 1 | 1 | - | - |
| $\mathrm{Q}_{1}{ }^{+}=\mathrm{X}$ | $\left(\mathrm{Q}_{1}+\mathrm{Q}_{0}\right)$ |  |  |  |
| $\mathrm{Q}_{0}{ }^{+}=\mathrm{X}$ | $\mathrm{Q}_{1}^{\prime} \mathrm{Q}_{0}^{\prime}$ |  |  |  |

## When state minimization doesn't help (cont'd)

- Another implementation of edge detector
- "Ad hoc" solution - not minimal but cheap and fast



## State assignment

- State assignment (encoding): choose bit vectors to assign to each "symbolic" state
- with $n$ state bits for $m$ states ( $n<=m<=2^{n}$ ),
- there are $2^{n}!/\left(2^{n}-m\right)$ ! possible state assignments
- huge number even for small values of n and m
- intractable for state machines of any practical size
- heuristics are necessary for practical solutions
- state encoding with fewer bits has fewer equations to implement
- however, each may be more complex
- state encoding with more bits (e.g., one-hot) has simpler equations
- complexity directly related to complexity of state diagram


## State assignment (cont'd)

- Optimize some metric for the combinational logic
- size (the amount of logic and number of FFs)
- speed (depth of logic and fanout)
- dependencies (decomposition)
- Possible strategies
- sequential - just number states as they appear in the state table
- random - pick random codes
- one-hot - use as many state bits as there are states (bit=1 -> state)
- output-oriented - use outputs to help encode states
- heuristic - rules of thumb that seem to work in most cases
- No guarantee of optimality - another intractable problem


## State assignment (cont'd)

- Example: traffic light controller
- 4 states: 4 choices for first state, 3 for second, 2 for third, 1 for last
-> 24 different encodings (4!)
- Alternative state encodings of the traffic light controller

| HG | HY | FG | FY |
| :---: | :---: | :---: | :---: |
| 00 | 01 | 10 | 11 |
| 00 | 01 | 11 | 10 |
| 00 | 10 | 01 | 11 |
| 00 | 10 | 11 | 01 |
| 00 | 11 | 01 | 10 |
| 00 | 11 | 10 | 01 |
| 01 | 00 | 10 | 11 |
| 01 | 00 | 11 | 10 |
| 01 | 10 | 00 | 11 |
| 01 | 10 | 11 | 00 |
| 01 | 11 | 00 | 10 |
| 01 | 11 | 10 | 00 |


| HG | HY | FG | FY |
| :---: | :---: | :---: | :---: |
| 10 | 00 | 01 | 11 |
| 10 | 00 | 11 | 01 |
| 10 | 01 | 00 | 11 |
| 10 | 01 | 11 | 00 |
| 10 | 11 | 00 | 01 |
| 10 | 11 | 01 | 00 |
| 11 | 00 | 01 | 10 |
| 11 | 00 | 10 | 01 |
| 11 | 01 | 00 | 10 |
| 11 | 01 | 10 | 00 |
| 11 | 10 | 00 | 01 |
| 11 | 10 | 01 | 00 |


highway

## State assignment (cont'd)

- Example: traffic light controller (cont'd)
- State diagram and Symbolic state transition table


| Inputs |  |  | Present State | Next State | Outputs |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| C | TL | TS | $\mathrm{Q}_{1} \mathrm{Q}_{0}$ | $\mathrm{P}_{1} \mathrm{P}_{0}$ | ST | $\mathrm{H}_{1} \mathrm{H}_{0}$ | $\mathrm{~F}_{1} \mathrm{~F}_{0}$ |  |
| 0 | X | X | HG | HG | 0 | 00 | 10 |  |
| X | 0 | X | HG | HG | 0 | 00 | 10 |  |
| 1 | 1 | X | HG | HY | 1 | 00 | 10 |  |
| X | X | 0 | HY | HY | 0 | 01 | 10 |  |
| X | X | 1 | HY | FG | 1 | 01 | 10 |  |
| 1 | 0 | X | FG | FG | 0 | 10 | 00 |  |
| 0 | X | X | FG | FY | 1 | 10 | 00 |  |
| X | 1 | X | FG | FY | 1 | 10 | 00 |  |
| X | X | 0 | FY | FY | 0 | 10 | 01 |  |
| X | X | 1 | FY | HG | 1 | 10 | 01 |  |

## Sequential encoding

- Sequential encoding
- Simply replace the symbolic state names with a regular encoding sequence
- Examples:
- Sequential encoding: $\mathrm{HG}=00, \mathrm{HY}=01, \mathrm{FG}=10, \mathrm{FY}=11$
- Encoding with Gray-code: $\mathrm{HG}=00, \mathrm{HY}=01, \mathrm{FG}=11, \mathrm{FY}=10$

| Inputs |  |  | Present State | Next State |  | Outputs |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| C | TL | TS | $\mathrm{Q}_{1} \mathrm{Q}_{0}$ | $\mathrm{P}_{1} \mathrm{P}_{0}$ | ST | $\mathrm{H}_{1} \mathrm{H}_{0}$ | $\mathrm{~F}_{1} \mathrm{~F}_{0}$ |  |
| 0 | X | X | 00 | 00 | 0 | 00 | 10 |  |
| X | 0 | X | 00 | 00 | 0 | 00 | 10 |  |
| 1 | 1 | X | 00 | 01 | 1 | 00 | 10 |  |
| X | X | 0 | 01 | 01 | 0 | 01 | 10 |  |
| X | X | 1 | 01 | 11 | 1 | 01 | 10 |  |
| 1 | 0 | X | 11 | 11 | 0 | 10 | 00 |  |
| 0 | X | X | 11 | 10 | 1 | 10 | 00 |  |
| X | 1 | X | 11 | 10 | 1 | 10 | 00 |  |
| X | X | 0 | 10 | 10 | 0 | 10 | 01 |  |
| X | X | 1 | 10 | 00 | 1 | 10 | 01 |  |

## Sequential encoding (cont'd)

- Example (cont'd)
- Two level equation

$$
\begin{aligned}
& P_{1}=T S \cdot Q_{1}^{\prime} \cdot Q_{0}+C \cdot T L^{\prime} \cdot Q_{1} \cdot Q_{0}+C^{\prime} \cdot Q_{1} \cdot Q_{0}+T L \cdot Q_{1} \cdot Q_{0}+T S^{\prime} \cdot Q_{1} \cdot Q_{0}^{\prime} \\
& P_{0}=C \cdot T L \cdot Q_{1}^{\prime} \cdot Q_{0}^{\prime}+T S^{\prime} \cdot Q_{1}^{\prime} \cdot Q_{0}+T S \cdot Q_{1}^{\prime} \cdot Q_{0}+C \cdot T L \cdot Q_{1} \cdot Q_{0} \\
& S T=C \cdot T L \cdot Q_{1}^{\prime} \cdot Q_{0}^{\prime}+T S \cdot Q_{1}^{\prime} \cdot Q_{0}+C^{\prime} \cdot Q_{1} \cdot Q_{0}+T L \cdot Q_{1} \cdot Q_{0}+T S \cdot Q_{1} \cdot Q_{0}^{\prime} \\
& H_{1}=C \cdot T L^{\prime} \cdot Q_{1} \cdot Q_{0}+C^{\prime} \cdot Q_{1} \cdot Q_{0}+T L \cdot Q_{1} \cdot Q_{0}+T S^{\prime} \cdot Q_{1} \cdot Q_{0}^{\prime}+T S \cdot Q \cdot Q_{0}^{\prime} \\
& H_{0}=T S^{\prime} \cdot Q_{1}^{\prime} \cdot Q_{0}+T S \cdot Q_{1}^{\prime} \cdot Q_{0} \\
& F_{1}=C^{\prime} \cdot Q_{1}^{\prime} \cdot Q_{0}^{\prime}+T L^{\prime} \cdot Q_{1}^{\prime} \cdot Q_{0}^{\prime}+C \cdot T L \cdot Q_{1}^{\prime} \cdot Q_{0}^{\prime}+T S^{\prime} \cdot Q_{1}^{\prime} \cdot Q_{0}+T S \cdot Q_{1}^{\prime} \cdot Q_{0} \\
& F_{0}=T S^{\prime} \cdot Q_{1} \cdot Q_{0}^{\prime}+T S \cdot Q_{1} \cdot Q_{0}^{\prime}
\end{aligned}
$$

## Sequential encoding (cont'd)

$$
P_{1}=T S \cdot H Y+F G+T S^{\prime} \cdot F Y
$$

- Examples (cont'd):

$$
P_{0}=X \cdot H G+H Y+Y \cdot F G
$$

$$
S T=X \cdot H G+T S \cdot H Y+Y^{\prime} \cdot F G+T S \cdot F Y
$$

$$
\begin{aligned}
& H_{1}=F G+F Y \\
& H_{0}=H Y \\
& F_{1}=H G+H Y \\
& F_{0}=F Y \\
& H G=Q_{1}^{\prime} \cdot Q_{0}^{\prime} \\
& H Y=Q_{1}^{\prime} \cdot Q_{0} \\
& F G=Q_{1} \cdot Q_{0} \\
& F Y=Q_{1} \cdot Q_{0}^{\prime} \\
& X=C \cdot T L \\
& Y=C \cdot T L^{\prime}
\end{aligned}
$$

## Random encoding

- Random encoding
- replace the symbolic state names with a random encoding sequence
- Example: $\mathrm{HG}=00, \mathrm{HY}=10, \mathrm{FG}=01, \mathrm{FY}=11$
- Two level implementation
- No gates of more than three inputs $\quad P_{1}=C \cdot T L \cdot Q_{1}^{\prime}+T S^{\prime} \cdot Q_{1}+C^{\prime} \cdot Q_{1}^{\prime} \cdot Q_{0}$

| Inputs |  |  | Present State | Next State |  | Outputs |  | $P_{0}=T S \cdot Q_{1} \cdot Q_{0}^{\prime}+Q_{1}^{\prime} \cdot Q_{0}+T S^{\prime} \cdot Q_{1} \cdot Q_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| C |  | TS | $\mathrm{Q}_{1} \mathrm{Q}_{0}$ | $\mathrm{P}_{1} \mathrm{P}_{0}$ | ST | $\mathrm{H}_{1} \mathrm{H}_{0}$ | $\mathrm{F}_{1} \mathrm{~F}_{0}$ |  |
| 0 | X | X | 00 | 00 | 0 | 00 | 10 | $S T=C \cdot T L \cdot Q_{1}+C^{\prime} \cdot Q_{1} \cdot Q_{0}+T S \cdot Q_{1}$ |
| X | 0 | X | 00 | 00 | 0 | 00 | 10 |  |
| 1 | 1 | X | 00 | 10 | 1 | 00 | 10 | $H_{1}=Q_{0}$ |
| X | X | 0 | 10 | 10 | 0 | 01 | 10 |  |
| X | X | 1 | 10 | 01 | 1 | 01 | 10 | $H_{0}=Q_{1} \cdot Q_{0}$ |
| 1 | 0 | X | 01 | 01 | 0 | 10 | 00 |  |
| 0 | X | X | 01 | 11 | 1 | 10 | 00 | $F_{1}=Q_{0}^{\prime}$ |
| X | 1 | X | 01 | 11 | 1 | 10 | 00 | ${ }_{1} 1-\zeta_{0}$ |
| X | X | 0 | 11 | 11 | 0 | 10 | 01 | $F_{0}=Q_{1} \cdot Q_{0}$ |
| X | X | 1 | 11 | 00 | 1 | 10 | 01 | $F_{0} Q_{1} \cdot Q_{0}$ |

## One-Hot encoding

- One-Hot encoding
- $n$ states is encoded using $n$ flip-flops
- Only 1 bit is asserted in each of the states.
- ex) 0001, 0010, 0100, 1000
- Properties
- Simple: easy to encode, easy to debug
- Small logic functions
- each state function requires only predecessor state bits as input
- a lot of don't-care opportunities
- Good for programmable devices
- lots of flip-flops readily available
- simple functions with small support (signals it's dependent upon)
- Impractical for large machines
- too many states require too many flip-flops
- decompose FSMs into smaller pieces that can be one-hot encoded
- Many slight variations to one-hot
- one-hot + all-0


## One-Hot encoding (cont'd)

- Example:
- $\mathrm{HG}=0001, \mathrm{HY}=0010, \mathrm{FG}=0100, \mathrm{FY}=1000$

| Inputs |  |  |  | Present State |  | Next State | Outputs |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| C | TL | TS | $\mathrm{Q}_{3} \mathrm{Q}_{2} \mathrm{Q}_{1} \mathrm{Q}_{0}$ | $\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{P}_{1} \mathrm{P}_{0}$ | ST | $\mathrm{H}_{1} \mathrm{H}_{0} \mathrm{~F}_{1} \mathrm{~F}_{0}$ |  |  |  |
| 0 | X | X | 0001 | 0001 | 0 | 00 | 10 |  |  |
| X | 0 | X | 0001 | 0001 | 0 | 00 | 10 |  |  |
| 1 | 1 | X | 0001 | 0010 | 1 | 00 | 10 |  |  |
| X | X | 0 | 0010 | 0010 | 0 | 01 | 10 |  |  |
| X | X | 1 | 0010 | 0100 | 1 | 01 | 10 |  |  |
| 1 | 0 | X | 0100 | 0100 | 0 | 10 | 00 |  |  |
| 0 | X | X | 0100 | 1000 | 1 | 10 | 00 |  |  |
| X | 1 | X | 0100 | 1000 | 1 | 10 | 00 |  |  |
| X | X | 0 | 1000 | 1000 | 0 | 10 | 01 |  |  |
| X | X | 1 | 1000 | 0001 | 1 | 10 | 01 |  |  |

## One-Hot encoding (cont'd)

- Example (cont'd)
- Implementation:

$$
\begin{aligned}
P_{3} & =\left(C^{\prime}+T L\right) \cdot Q_{2}+\left(T S^{\prime}\right) \cdot Q_{3} \\
P_{2} & =(T S) \cdot Q_{1}+\left(C \cdot T L^{\prime}\right) \cdot Q_{2} \\
P_{1} & =(C \cdot T L) \cdot Q_{0}+\left(T S^{\prime}\right) \cdot Q_{1} \\
P_{0} & =\left(C^{\prime}+T L^{\prime}\right) \cdot Q_{0}+(T S) \cdot Q_{3} \\
S T & =(C \cdot T L) \cdot Q_{0}+(T S) \cdot Q_{1} \\
& +\left(C^{\prime}+T L\right) \cdot Q_{2}+(T S) \cdot Q_{3} \\
H_{1} & =Q_{3}+Q_{2} \\
H_{0} & =Q_{1} \\
F_{1} & =Q_{1}+Q_{0} \\
F_{0} & =Q_{3}
\end{aligned}
$$

## Output-Oriented encoding

- Output-oriented encoding:
- Reuse outputs as state bits - use outputs to help distinguish states
- why create new functions for state bits when output can serve as well
- Synchronous Mealy outputs, since they are implemented directly as the output of a flip-flop, can also be used this way
- Example: the traffic-light controller

| Inputs |  |  | $\begin{gathered} \text { Present State } \\ \mathrm{Q}_{1} \mathrm{Q}_{0} \end{gathered}$ | $\begin{gathered} \text { Next State } \\ \mathrm{P}_{1} \mathrm{P}_{0} \\ \hline \end{gathered}$ | Outputs |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| C | TL | TS |  |  | ST | $\mathrm{H}_{1} \mathrm{H}_{0}$ | $F_{1} F_{0}$ |  |
| 0 | X | X | HG | HG | 0 | 00 | 10 |  |
| X | 0 | X | HG | HG | 0 | 00 | 10 |  |
| 1 | 1 | X | HG | HY | 1 | 00 | 10 | Output signals |
| X | X | 0 | HY | HY | 0 | 01 | 10 | are unique |
| $\times$ | X | 1 | HY | FG | 1 | 01 | 10 | for the transitions |
| 1 | 0 | X | FG | FG | 0 | 10 | 00 | to each state |
| 0 | $\times$ | X | FG | FY | 1 | 10 | 00 | to each state |
| X | 1 | X | FG | FY | 1 | 10 | 00 |  |
| X | X | 0 | FY | FY | 0 | 10 | 01 |  |
| X | X | 1 | FY | HG | 1 | 10 | 01 |  |

## Output-Oriented encoding (cont'd)

- Example (cont'd)
- Next state is represented by "present outputs" instead

State equations

$$
\begin{aligned}
& H G=S T \cdot H_{1} H_{0}^{\prime} F_{1}^{\prime} F_{0}+S T^{\prime} \cdot H_{1}^{\prime} H_{0}^{\prime} F_{1} F_{0}^{\prime} \\
& H Y=S T \cdot H_{1}^{\prime} H_{0}^{\prime} F_{1} F_{0}^{\prime}+S T^{\prime} \cdot H_{1}^{\prime} H_{0} F_{1} F_{0}^{\prime} \\
& F G=S T \cdot H_{1}^{\prime} H_{0} F_{1} F_{0}^{\prime}+S T^{\prime} \cdot H_{1} H_{0}^{\prime} F_{1}^{\prime} F_{0}^{\prime} \\
& F Y=S T \cdot H_{1} H_{0}^{\prime} F_{1}^{\prime} F_{0}^{\prime}+S T^{\prime} \cdot H_{1} H_{0}^{\prime} F_{1}^{\prime} F_{0}
\end{aligned}
$$

Output equations

$$
\begin{aligned}
S T & =(C \cdot T L \cdot H G)+(T S \cdot H Y) \\
& +\left(C^{\prime} \cdot F G\right)+(T L \cdot F G)+(T S \cdot F Y) \\
H_{1} & =F G+F Y, \quad H_{0}=H Y \\
F_{1} & =H G+H Y, \quad F_{0}=F Y
\end{aligned}
$$



## Heuristic methods for state assignment

- Heuristic methods
- To make the state encoding problem more tractable
- Try to reduce the distance in Boolean n-space between related states
- All current methods are variants of this
- 1) determine which states "attract" each other (weighted pairs)
- 2) generate constraints on states (which should be in same cube)
- 3) place states on Boolean cube so as to maximize constraints satisfied (weighted sum)
- Can't consider all possible embeddings of state clusters in Boolean cube
- heuristics for ordering embedding
- to prune search for best embedding
- expand cube (more state bits) to satisfy more constraints


## Heuristic methods for state assignment (cont'd)

- State maps:
- similar in concept to K-maps
- If state X transitions to state Y , then assign "close" assignments to $X$ and $Y$
- provide a means of observing adjacencies in state assignments
- Example

| Present | Next State |  |
| :---: | :---: | :---: |
| State | 0 | 1 |
| $\mathrm{~S}_{0}$ | $\mathrm{~S}_{1}$ | $\mathrm{~S}_{2}$ |
| $\mathrm{~S}_{1}$ | $\mathrm{~S}_{3}$ | $\mathrm{~S}_{3}$ |
| $\mathrm{~S}_{2}$ | $\mathrm{~S}_{3}$ | $\mathrm{~S}_{3}$ |
| $\mathrm{~S}_{3}$ | $\mathrm{~S}_{4}$ | $\mathrm{~S}_{4}$ |
| $\mathrm{~S}_{4}$ | $\mathrm{~S}_{0}$ | $\mathrm{~S}_{0}$ |



## Heuristic methods for state assignment (cont'd)

- Example (cont'd)
- First state assignment and its state map

|  | Assignment |  |  |
| :---: | :---: | :---: | :---: |
| State Name | $\mathrm{Q}_{2}$ | $\mathrm{Q}_{1}$ | $\mathrm{Q}_{0}$ |
| $\mathrm{~S}_{0}$ | 0 | 0 | 0 |
| $\mathrm{~S}_{1}$ | 1 | 0 | 1 |
| $\mathrm{~S}_{2}$ | 1 | 1 | 1 |
| $\mathrm{~S}_{3}$ | 0 | 1 | 0 |
| $\mathrm{~S}_{4}$ | 0 | 1 | 1 |



- Second state assignment and its state map



## Heuristic methods for state assignment (cont'd)

- Minimum Bit-Change Heuristic
- Assigns states so that \#(bit changes) for all transitions is minimized
- Example

| Transition | First assignment bit changes | Second assignment bit changes |
| :--- | :---: | :---: |
| S0 to S1 | 2 | 1 |
| S0 to S2 | 3 | 1 |
| S1 to S3 | 3 | 1 |
| S1 to S3 | 2 | 1 |
| S3 to S4 | 1 | 1 |
| S4 to S1 | $+\lcm{2}$ | $+\lcm{2}$ |
| 13 | 7 |  |

- cf. Traffic light controller: $\mathrm{HG}=00, \mathrm{HY}=01, \mathrm{FG}=11, \mathrm{FY}=10$
- yields minimum distance encoding but not best assignment!


## Heuristic methods for state assignment (cont'd)

- Guidelines based on Next state and I/O
- Adjacent codes to states that share a common next state
- group 1's in next state map

| I | Q | $\mathrm{Q}^{+}$ | O |
| :--- | :--- | :--- | :--- |
| i | a | c | j |
| i | b | c | k | $c=i * a+i * b$



- Adjacent codes to states that share a common ancestor state
- group 1's in next state map

| l | Q | $\mathrm{Q}^{+}$ | O | $\mathrm{b}=\mathrm{i} * a$ |
| :--- | :--- | :--- | :--- | :--- |
| i | a | b | j | $\mathrm{c}=\mathrm{k} * a$ |
| k | a | c | l |  |



- Adjacent codes to states that have a common output behavior
- group 1's in output map

$$
\begin{aligned}
& j=i * a+i * c \\
& b=i * a \\
& d=i * c
\end{aligned}
$$



## Heuristic methods for state assignment (cont'd)

- Example: 3-bit Sequence Detector


| Present | Next State |  | Output |  |
| :---: | :---: | :---: | :---: | :---: |
| State | X=0 | X=1 | X=0 | X=1 |
| S0 | S1' $^{\prime}$ | S1' | 0 | 0 |
| S1' | S3' $^{\prime}$ | S4' | 0 | 0 |
| S3' $^{\prime}$ | S0 | S0 | 0 | 0 |
| S4' $^{\prime}$ | S0 | S0 | 1 | 0 |

Highest Priority: (S3', S4')
Medium Priority: (S3', S4')
Lowest Priority:
010: (S0, S1', S3')
1/0: (S0, S1', S3', S4')

## Heuristic methods for state assignment (cont'd)

- Example (cont'd)



## Heuristic methods for state assignment (cont'd)

- Another Example: 4 bit String Recognizer


|  | Next State |  | Output |  |
| :---: | :---: | :---: | :---: | :---: |
| Present State | X=0 | X=1 | X=0 | X=1 |
| S0 | S1 | S2 | 0 | 0 |
| S1 | S3' | S4' | 0 | 0 |
| S2 | S4' $^{\prime}$ | S3' $^{\prime}$ | 0 | 0 |
| S3' | S7' $^{\prime}$ | S7' | 0 | 0 |
| S4' | S7' | S10' | 0 | 0 |
| S7' $^{\prime}$ | S0 | S0 | 0 | 0 |
| S10' | S0 | S0 | 1 | 0 |

Highest Priority: (S3', S4'), (S7', S10')
Medium Priority:
(S1, S2), 2x(S3', S4'), (S7', S10')
Lowest Priority:
0/0: (S0, S1, S2, S3', S4', S7')
1/0: (S0, S1, S2, S3', S4', S7')

## Heuristic methods for state assignment (cont'd)

State Map

| $\mathrm{Q}^{2}$ |  | 01 | 11 | 10 |
| :---: | :---: | :---: | :---: | :---: |
| 0 | So |  |  |  |
| 1 |  |  |  |  |


| Q1 Q0 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Q2 | 00 | 01 | 11 | 10 |
| 0 | S0 |  | S3 |  |
| 1 |  |  | S4 |  |


| Q1 Q0 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Q2 | 00 | 01 | 11 | 10 |
| 0 | S0 |  | S3' | S7\% |
| 1 |  |  | S4' | S10 |


| Q1 Q0 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Q2 | 00 | 01 | 11 | 10 |
| 0 | S0 | S 1 | S3' | S7' |
| 1 |  | S2 | S4' | S10' |

(a) First encoding

(S1, S2), (S3', S4'), (S7', S10') placed adjacently


| Q1 Q0 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Q2 | 00 | 01 | 11 | 10 |
| 0 | S0 |  | S3 |  |
| 1 | S7' |  | S4 | S10' |


| Q1 Q0 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Q2 | 00 | 01. | 11 | 10 |
| 0 | S0 | St | S3' |  |
| 1 | S7' | S2, | S4' | S10' |

(b) Second encoding

## Heuristic methods for state assignment (cont'd)

- Effect of Adjacencies on Next State Map

| Current |  | Next State |  |
| :---: | :---: | :---: | :---: |
| State | $\mathrm{X}=0$ | $\mathrm{X}=1$ |  |
| $\left(\mathrm{~S}_{0}\right) 000$ | 001 | 101 |  |
| $\left(\mathrm{~S}_{1}\right) 001$ | 011 | 111 |  |
| $\left(\mathrm{~S}_{2}\right) 101$ | 111 | 011 |  |
| $\left(\mathrm{~S}_{3}^{1}\right) 011$ | 010 | 010 |  |
| $\left(\mathrm{~S}_{4}^{1}\right) 111$ | 010 | 110 |  |
| $\left(\mathrm{~S}_{7}^{4}\right) 010$ | 000 | 000 |  |
| $\left(\mathrm{~S}_{10}^{\prime}\right) 110$ | 000 | 000 |  |



| Current | Next State |  |
| :---: | :---: | :---: |
| State | $\mathrm{X}=0$ | $\mathrm{X}=1$ |
| $\left(\mathrm{~S}_{0}\right) 000$ | 001 | 010 |
| $\left(\mathrm{~S}_{1}\right) 001$ | 011 | 100 |
| $\left(\mathrm{~S}_{2}\right) 010$ | 100 | 011 |
| $\left(\mathrm{~S}_{3}^{+}\right) 011$ | 101 | 101 |
| $\left(\mathrm{~S}_{4}^{1}\right) 100$ | 101 | 110 |
| $\left(\mathrm{~S}_{7}^{4}\right) 101$ | 000 | 000 |
| $\left(\mathrm{~S}_{10}^{\prime}\right) 110$ | 000 | 000 |



First encoding exhibits a better clustering of 1's in the next state map

## Summary

- State minimization / reduction
- introduction to the row-matching and implication chart methods
- Identify and eliminate redundant states
- Reduce the number of flip-flops needed to implement a particular FSM
- straightforward in fully-specified machines
- computationally intractable, in general (with don't cares)
- State assignment (encoding)
- Various approaches to state assignment

