Stop Watch (System Controller Approach)

## Problem

- Design a "stop watch" that can measure times taken for two events
  - Inputs
    - CLK = 16 Hz
    - RESET: Asynchronously reset everything
    - X: comes from push button
      - First Push: Start timer
      - Second Push: Store the time taken for the first event
      - Third Push: Store the time taken for the second event
    - SEL: select output (High: first event time, Low: second event time)
  - Outputs
    - Two decimal digits to be connected to two seven segment displays
      - Can display 00 ~ 99

# Overall Architecture Design



•Which LBB (among those we learn in the class) and how many?

•How to decompose the whole system into data part and control part?

## Design System Architecture

- First step: divide the system into a control unit and data unit
  - Data unit stores, routes, combines, and generally process data
  - Control unit starting & stopping the process, testing conditions, and deciding what to do next





# System controller design

#### Table (Variable Entered Table)

State symbol	P.S. Q1 Q0	N.S. D1 D0	Output S1 S0 ENCNT
A	0 0		
В	0 1		
С	1 1		
unused	1 0		

#### Excitation Eqs, Output Eqs





D1=

D0=







ENCNT=

#### Alternative (VHDL program)









Xilinx - Project Navigator - G:\XilinxWorkFiles\We	bPACK5.1\stopWatch\stopWatch.npl	_ 🔳 _
	■ ■ ▶ १ №   Х в в ⊻ ≅ ₩ ■ ■ / / / / / / / / / / / / / / / / /	
Sources in Project: Sources in Project: Auto xc9500xv-** - XST VHDL Control (total sch) Control (total sch) Control (control vhd)		
Module View Snapshot View Library View Processes for Current Source: View Behavioral Testbench ModelSim Simulator Simulate Behavioral VHDL Model Generate Expected Simulation Result Simulate Post-Fit VHDL Model		
Created total timesim.vhd		
Completed process "Generate Post	-Fit Simulation Model".	
Launching Application for proces	s "Simulate Post-Place & Route VHDL Model".	

# 4-bit Serial Adder

(Decomposing state machines, synchronous design methodology, system controller design)

#### Review of combinational adders

1-bit full adder and 4-bit ripple adder





# Binary serial adder

- Serial input feed (two data streams A and B)
- Generate serial output



CLR – clear the previous carry synchronously HOLD – hold the previous value of the carry

# Binary serial adder implementation

• LS183: dual 1 bit full adders



## Problem Statement

• Design a 4-bit adder based on a serial approach



### Start from LBB

- Here, we have some basic building blocks in mind
  4-bit shift registers, binary serial adder, etc
- Tie these elements together and make them controllable from the outside world
- We want to take maximum advantage of common building blocks (MSI chips that are available)

## Design System Architecture

- First step: divide the system into a control unit and data unit
  - Data unit stores, routes, combines, and generally process data
  - Control unit starting & stopping the process, testing conditions, and deciding what to do next



# Data unit & Control unit



### Architecture



## Decomposing state machine

- Second step: the state machine part (control unit) can be decomposed into several parts
  - Main machine (system controller) provides the primary inputs and outputs and does top level control
  - Submachines perform lower-level steps under control of main machine





### System controller design



### Example results

0101 (5)	Sate	Carry	Reg 1	Reg 2	Counter
+ 0001 (1)	а	-	-	-	0
	b	-	-	-	0
0110 (6)	с	0	0101	0001	1
	с	1	0010	0000	2
	с	0	0001	1000	3
	c	0	0000	1100	4
	d	0	0000	0110	5

### State assignment and Transition Table

	Q1Q0	Q1Q0 (D1D0)	DONE	CLRCNTR	CLR I	HOLI	<b>D S</b> 11	<b>S</b> 10	) S21	S20
а	0 0	0 ST	1	1	0	1	X	X	0	0
b	0 1	1 1	0	0	1	X	1	1	CONT	' CONT'
с	1 1	$1 \overline{C4}$	0	0	0	0	0	1	0	1
d	1 0	ST 0	1	X	0	1	X	X	0	0
a	1 0	51 0	1	X	0	1	Х	X	U	U

### Excitation and Output Eqs.









 $DONE = \overline{Q_0}$ 







0 1

 $Q_1 \xrightarrow{Q_0 0}_{0}$ 



 $HOLD = \overline{Q_0}$ 









 $S_{21} = \overline{Q_1} Q_0 \cdot CONTROL$   $S_{20} = Q_0 \cdot CONTROL + Q_1 Q_0$ 

## Logic Diagram

Asynchronous Inputs and Output Glitches

- Things to watch out for in synchronous design
  - Clock skew
  - Gating the clock
  - Asynchronous inputs
  - Output glitches

# Example

• Binary counting order for our previous state assignment



\_

	Q1Q0	Q1Q0 (D1D0)	DONE	CLRCNTR	CLR	HOLI	<b>D</b> S11	<b>S</b> 10	) S21	S20	
a	0 0	0 ST	1	1	0	1	X	X	0	0	
b	0 1	1 0	0	0	1	X	1	1	CONT	' CONT'	
с	1 0	1 C4	0	0	0	0	0	1	0	1	
d	1 1	ST ST	1	Х	0	1	X	X	0	0	

#### Focus on part of solution



 $D_1 = Q_1 \overline{Q_0} + \overline{Q_1} Q_0 + ST \cdot Q_1 \qquad D_0 = ST \cdot \overline{Q_1} \overline{Q_0} + ST \cdot Q_1 Q_0 + C4 \cdot Q_1 \overline{Q_0} \qquad DONE = \overline{Q_1} \overline{Q_0} + Q_1 Q_0 \qquad S11 = Q_0$ 



### Asynchronous START

- Is START synchronous or asynchronous?
  - Could be either
  - Assume asynchronous (comes from another system not using same SYSCLK)
- Look at transition from "11" to "00" by negating START
- What happens if t<sub>s</sub>, t<sub>h</sub> of D f/fs are not satisfied due to asynchronous START?
  - Usually stay at 1 or go to 0
  - Problem? early change to START=0 => "00" late change to START=0 => "11"
- Problem: unexpected results can happen
  - Delays not equal, f/fs different
  - Generally could do either if  $t_s$ ,  $t_h$  not satisfied





#### Additional Problem?

- What else besides START\_SYNC=1 or 0?
- Metastable stuck in middle for a while
  - What happen if START does not satisfy t<sub>s</sub>, t<sub>h</sub> of "Synchronizer" D f/f
  - START\_SYNC not 1 or not 0 for a while
- Metastability real problem (early versions of several microprocessor chips had this problem!)
- Synchronizer Failure and Metastability
  - Solutions?

#### Output Glitch on DONE

• Look at transition between b="01" and c="10"



• For a moment in the transition from "01" to "10"

$$- Q_1 Q_0 = "00" \text{ or } "11"$$

– DONE=1 between states b ("01") and c ("10")



#### Put a register (Stabilizer) on output





#### Work?

• DONE\_REG delayed – usually no problem



- Register output not always needed
  - Good state assignment (compare this with our first state assignment)
  - Some good output logics (e.g., S11)

# Synchronous Design Methodology (Summary)

- All LBBs and f/fs are clocked by the same common clock signal
  - We use guaranteed LBBs and f/fs by the manufacturer (critical race free!!)
  - Glitches on combinational circuits connecting LBBs and f/fs have no effect, since the control inputs are sampled only after the glitches have had a chance to settle out
- Three tasks to ensure reliable system operation
  - Minimize and determine the amount of clock skew
  - Ensure that f/fs have positive setup- and hold-time margins
  - Identifying asynchronous inputs, synchronize them with the clock
  - Filter any problematic output glitches with output stabilizers