Phase change memory as a next-generation memory for storage-class memory and neuromorphic computing


Inhyuk Choi

Neuromorphic Materials and Devices Laboratory (NMDL)


Department of Materials and Science and Engineering, Seoul National University

Date : 2021. 04. 27

Phase Change Memory (PCM)




Zhang, Wei, et al. "Designing crystallization in phase-change materials for universal memory and neuro-inspired computing." Nature Reviews Materials 4.3 (2019): 150-168.



Storage Class Memory (SCM)



https://www.intel.co.kr/content/www/kr/ko/homepage.html




https://www.extremetech.com/extreme/211087-intel-micron-reveal-xpoint-a-new-memory-architecture-that-claims-to-outclass-both-ddr4-and-nand


Neuromorphic Computing

Limitation of current computing architecture

New architecture : Neuromorphic computing



https://lt.onlineshopping2021.com/category?name=von%20neumann%20bottleneck




[Requirements]

- Large # of memory states
- Low energy (Power↓ & Speed↑)
- High cyclic endurance
- Low variations (D2D, C2C)




Mushroom cell


- ✤ Edge-contact type / µ-trench
- Cross-spacer cell
- Dash-type / Confined cell



Making resistive memories. (Left) Phase-change memory element. (Right) Simulation of temperature distribution during phase change. DOI: 10.1126/science.1160231




Dash-type / Confined cell



DOI: 10.1109/VLSIT.2004.1345368

Cell design approaches

- Mushroom cell
- Edge-contact type / µ-trench
- Cross-spacer cell
- Dash-type / Confined cell






Fig. 1 Schematic diagrams of cross-spacer PCM cell structure (a) top view and (b) side view.

GST Spacer LTO

LTO Spacer

Fig. 2 Top electrode structure with LTO/GST double-spacer on the sidewalls.


Contact area

- ✓ Phase-change layer thickness
- ✓ Heater thickness




I_{Reset} reduction (50% over μ-trench cell) 8

DOI: 10.1109/IEDM.2007.4418935




DOI: 10.1109/IEDM.2008.4796654


> Thermal engineering



<u>Use thermally resistive electrode, oxide, boundary.</u>



- To reduce the power consumption,
- \Rightarrow We should minimize the heat loss!
- In many thermally not optimized devices,
- \Rightarrow >99% of the heat is lost to surrounding structure.
- Mushroom cell \triangleright
- \rightarrow Heat energy is primarily lost through the bottom electrode.
- Confined cell \triangleright
- \rightarrow Most of the heat is loss through the dielectric due to large contact.



SiO,

DLS


200


$R_{SET} - I_{RESET}$ trade-off

Current PCM structures

a) Contact-minimized cell


b) Volume-minimized cell






- Reduction of RESET power by increasing R_{th}
- > Contact / Cell size reduction increases both $R_{th} \& R_{el}$
- > Material doping increases both $\rho_{th} \& \rho_{el}$ (by W-F Law)

Cyclic endurance failure








Void formation




- : Gradual elemental segregation
- Stuck RESET
- : Void formation near the contact



DOI: 10.1109/IMW.2009.5090589


• How to solve stuck-SET failure?


- Monatomic PCM (ex) Sb only)
- Confined PCM \rightarrow Immune to the atomic segregation



How to solve stuck-RESET failure?

- Material doping (ex) N, O, C, Si)






⇒ Reduction of thermal stress by material doping due to the smaller thermal expansion and volume change between phases

How to solve stuck-RESET failure?

- Densifying the as-deposited PCM with high-temperature anneals
- ALD-based confined PCM with metallic liner / Void healing



 \Rightarrow However, high electric field formed in the PC material still causes atomic movement in the existing PCM structures and limits further enhancement of the cyclic endurance.

Summary

- Phase-change memory(PCM) is one of the next-generation memory devices as a storage-class memory that can fill the gap between DRAM and NAND flash memory.
- PCM is also used as a synaptic device in neuromorphic computing hardware for more power-efficient operation beyond the existing Von Neumann architecture
- Various studies have been proposed to reduce power consumption, such as reducing the contact size or size of the cell itself by modifying the cell structure, and thermal confinement to reduce heat loss.
- In order to improve endurance, methods such as material doping, structures immune to atomic movement or void-free structure, and pore healing have been proposed.