


Combinational Logic Design – Descriptions


Combinational logic is memoryless




$$o = f(i)$$


Closure

- Combinational logic circuits are closed under acyclic composition.





YES



NO

Combinational not Combinatorial

Combinational



combinational logic circuit

combines inputs to generate
an output

Combinatorial



mathematics of counting

Several ways to describe a combinational logic function

Example – Majority Circuit

1. English language description
 - Outputs 1 if more inputs are 1 than are 0
2. Logic equation
 - $q = (a \wedge b) \vee (a \wedge c) \vee (b \wedge c)$
3. Truth table

abc	q
000	0
001	0
010	0
011	1
100	0
101	1
110	1
111	1

English language description of a combinational logic function

$F(d,c,b,a)$ is true if input d,c,b,a is prime

Truth Table

$F(d,c,b,a)$ is true if input d,c,b,a is prime

No	dcba	q
0	0000	0
1	0001	1
2	0010	1
3	0011	1
4	0100	0
5	0101	1
6	0110	0
7	0111	1
8	1000	0
9	1001	0
10	1010	0
11	1011	1
12	1100	0
13	1101	1
14	1110	0
15	1111	0

Equation

$F(d,c,b,a)$ is true if input d,c,b,a is prime


$$f = \sum_{dcba} m(1,2,3,5,7,11,13)$$

No	dcba	q
0	0000	0
1	0001	1
2	0010	1
3	0011	1
4	0100	0
5	0101	1
6	0110	0
7	0111	1
8	1000	0
9	1001	0
10	1010	0
11	1011	1
12	1100	0
13	1101	1
14	1110	0
15	1111	0

Schematic Logic Diagram

Equation:

$$f = \sum_{dcba} m(1,2,3,5,7,11,13)$$




Combinational Logic Design – Karnaugh map

Schematic Logic Diagram


Equation:

$$f = \sum_{dcba} m(1,2,3,5,7,11,13)$$




Cube representation (3-bit prime)

$$f = \sum_{cba} m(1, 2, 3, 5, 7)$$




4-D Hypercube (4-bit prime)

$$f = \sum_{dcba} m(1, 2, 3, 5, 7, 11, 13)$$




4-bit Prime Number Function (계속)



$$f = (a \wedge \bar{d}) \vee (b \wedge \bar{c} \wedge \bar{d}) \vee (a \wedge \bar{b} \wedge c) \vee (a \wedge b \wedge \bar{c})$$


Karnaugh Map of 4-bit Prime



		a				
		ba	00	01	11	10
		dc	00	01	11	10
		00	0 ₀	1 ₁	1 ₃	1 ₂
		01	0 ₄	1 ₅	1 ₇	0 ₆
		11	0 ₁₂	1 ₁₃	0 ₁₅	0 ₁₄
		10	0 ₈	0 ₉	1 ₁₁	0 ₁₀


b
d
c
a

Karnaugh Map of 4-bit Prime: Min-terms




Position of min-terms on a 4-bit Karnaugh map

Karnaugh Map of 4-bit Prime: Implicants



Adjacent min-terms differ in exactly one bit
Every positive min-term is an implicant


Karnaugh Map of 4-bit Prime: Larger Implicants



Can combine adjacent min-terms into implicants


Combinational Logic Design - Covering

Karnaugh Map of 4-bit Prime: Min-terms




Position of min-terms on a 4-bit Karnaugh map

Karnaugh Map of 4-bit Prime: Implicants




Adjacent min-terms differ in exactly one bit
Every positive min-term is an implicant

Karnaugh Map of 4-bit Prime: Larger Implicants




Can combine adjacent min-terms into implicants

Karnaugh Map of 4-bit Prime: Adjacency




Can combine adjacent min-terms into implicants
Note edges wrap around

Karnaugh Map of 4-bit Prime: 0XX1





A larger implicant





Why make implicants overlap?

Two reasons:


1. Larger implicants have fewer gates, or gates with fewer inputs.
2. Hazards. More on them later.



dcba
0xx1
001x
x101
x011



In practice, CMOS gates are always inverting, so the real circuit might look like this



Summary

- Studied synthesizing manually a combinational logic.
 - English-like description → truth table → Karnaugh map → covering
 - Essential primes → minimal number of primes
- CAD synthesis tools produce logic circuits that are better than the ones a typical designer could generate manually.
 - The synthesis program considers multi-level circuits and implementations that make use of special cells in the library, and can try thousands of combinations before picking the best one.
 - Please spend more time on a clever high-level organization of the system.

Combinational Logic Design – Incompletely specified functions


Decimal prime number function – includes don't cares

$$f = \sum_{dcba} m(1,2,3,5,7) + D(10,11,12,13,14,15)$$


A Karnaugh map for a five-variable function. The variables are labeled dc , ba , c , b , and d . The columns are labeled 00 , 01 , 11 , and 10 under the heading a . The rows are labeled 00 , 01 , 11 , and 10 under the heading dc . The variable ba is shown as ba above the first two columns, and the variable c is shown as c to the left of the first two rows. The variable b is shown as b below the last two columns, and the variable d is shown as d to the right of the last two rows. The map contains the following values:

		a				
		00	01	11	10	
dc	ba	00	0	1	1	1
		01	0	1	1	0
c	11	x	x	x	x	
	10	0	0	x	x	

Decimal prime number function K-Map




Decimal prime number function – circuit




Cover:
0XX1
X01X

$$f = (a \wedge \bar{d}) \vee (b \wedge \bar{c})$$



Revisiting definitions


- Min-term: a product term that includes each input of a circuit or its complement.
- Implicant: a product term that if true implies the function is true.
- Prime Implicant: is an implicant that cannot be made any larger and still be an implicant.
- Essential Prime Implicant: the only prime implicant that contains a particular min-term of the function.



Combinational Logic Design – Product-of-sums

Revisiting definitions

- Min-term: a product term that includes each input of a circuit or its complement.
- Implicant: a product term that if true implies the function is true.
- Prime Implicant: is an implicant that cannot be made any larger and still be an implicant.
- Essential Prime Implicant: the only prime implicant that contains a particular min-term of the function.



Product-of-Sums Implementation

- Sum-of-Products circuit: focus on inputs states where truth table is a 1.
- Product-of-Sums: focus on input states where truth table is a 0.

		ba		a			
		dc	00	01	11	10	
		c	00	1	1	1	1
		01	1	1	1	1	1
		11	1	0	0	1	1
		10	1	1	1	1	1

A truth table for a function with four inputs (a, b, c, d) and two outputs (ba). The columns are labeled a (00, 01, 11, 10) and the rows are labeled ba (00, 01, 11, 10). The values in the cells are binary numbers from 0 to 15. A blue oval highlights the cells where the value is 0: (11, 00), (11, 01), and (11, 11). A blue line connects these three cells. To the right of the table, the expression $\bar{a} \vee \bar{c} \vee \bar{d}$ is written, indicating the minterm for which the output is 0.


Example 1: Prime

	dc	ba	a	
00	00	01	11	10
01	1 ₀	1 ₁	1 ₃	1 ₂
11	1 ₄	1 ₅	1 ₇	1 ₆
10	1 ₁₂	0 ₁₃	0 ₁₅	1 ₁₄
	1 ₈	0 ₉	1 ₁₁	1 ₁₀

(a)




	dc	ba	a	
00	00	01	11	10
01	1 ₀	1 ₁	1 ₃	1 ₂
11	1 ₄	1 ₅	1 ₇	1 ₆
10	1 ₁₂	0 ₁₃	0 ₁₅	1 ₁₄
	1 ₈	0 ₉	1 ₁₁	1 ₁₀

(b)




(c)

Example 2: Decimal Prime






Example 3

Express the three-input function $f = \sum m(1,7)$ as a minimal product-of-sums expression.





Combinational Logic Design - Hazards

Hazards




Cover transitions to eliminate hazards





Example

Fix the hazard that occurs in the circuit below. That is, preserve the logic function of the circuit while eliminating any hazards that occur during input transitions.



Solution



Summary

- Studied synthesizing manually a combinational logic.
 - English-like description → truth table → Karnaugh map → covering
 - Essential primes → minimal number of primes
 - PoS of a function can be derived from the SoP of its complemented function.
- CAD synthesis tools produce logic circuits that are better than the ones a typical designer could generate manually.
 - The synthesis program considers multi-level circuits and implementations that make use of special cells in the library, and can try thousands of combinations before picking the best one.
 - Please spend more time on a clever high-level organization of the system.