# **Flash Controller**

These slides were made by

Prof. Myoungsoo Jung of Yonsei University.

### Outline

- Flash Microarchitecture
- Basic Operations (Legacy)
- Cache Mode Operations
- Multi-plane Mode Operations
- Copy-back Operations
- Erase Operations
- Evaluation Studies
  - Simulation-based studies
  - Real implementation (FGPA) and evaluation




## Outline

- Flash Microarchitecture
- Basic Operations (Legacy)
- Cache Mode Operations
- Multi-plane Mode Operations
- Copy-back Operations
- Erase Operations
- Evaluation Studies
  - Simulation-based studies
  - Real implementation (FGPA) and evaluation



# **NAND Flash Architecture**

- Employing cache and data registers
- Multiple planes (memory array)
- Multiple dies





#### **Package Organization**


- Flash package can employ multiple **Dies**, each consisting of one or more flash memory islands, referred to as **Plane** 
  - Planes in typical share multiple peripherals, which enable all the target pages connected to their wordlines/bitlines
  - Please review the bottom lines of flash memory operations at our first lecture
- Each plane employs a set of registers to cache/buffer the data brought by flash interface





## **Physical Plane and Die**

- Each plane defines a different set of block addresses, and the pages/blocks on different planes operate in parallel
  - The operation type for the requests across different plane should be same
  - The page and plane addresses should be identical
- All individual dies can be simultaneously activated, but share datapath (described at the next page)





# **Flash Microarchitecture**

- All data, commands and addresses are multiplexed onto same I/O pins and received by I/O control circuit
- Each component of flash transactions is latched by
  - An address register
  - A status register

Computer Architecture Memory and Embeded Systems Laboratory


- A command register
- Cache/data registers

Address Data Path Register 8~16 Status I/O Control Register Command **Flash Controller** Register Column Decoder 8 Decoder Control Logic Memory Cells Row CLE ALE Control Logic RF# Control Path Data Register Cache Register

Flash Package

### **Flash Interface and Protocol**

- Thus, to issue a read/write request through the multiplexed I/O pins, users (i.e., flash controllers) should obey the protocol that flash interface defines for all memory transactions
  - Basic operations
  - Cache mode operations
  - Multi-plane mode operations
  - Copyback, etc.




## Outline

- Flash Microarchitecture
- Basic Operations (Legacy)
- Cache Mode Operations
- Multi-plane Mode Operations
- Copy-back Operations
- Erase Operations
- Evaluation Studies
  - Simulation-based studies
  - Real implementation (FGPA) and evaluation




## **Legacy Operation**

- An I/O request splits into several operation stages (defined by flash interface protocols such as ONFi)
- Each stage should be appropriately handled by flash controller(s)







- The first command is needed to indicate that this is a legacy page write
- The column address (C-ADDR) and row address (R-ADDR) are shipped in a serial order
- Data should be then transferred, and the second command initiates a write
- Once the write is performed, users need to send the last command to check up the status of target




- The first command is needed to indicate that this is a legacy page write
- The column address (C-ADDR) and row address (R-ADDR) are shipped in a serial order
- Data should be then transferred, and the second command initiates a write
- Once the write is performed, users need to send the last command to check up the status of target




- The first command is needed to indicate that this is a legacy page write
- The column address (C-ADDR) and row address (R-ADDR) are shipped in a serial order
- Data should be then transferred, and the second command initiates a write
- Once the write is performed, users need to send the last command to check up the status of target




- The first command is needed to indicate that this is a legacy page write
- The column address (C-ADDR) and row address (R-ADDR) are shipped in a serial order
- Data should be then transferred, and the second command initiates a write
- Once the write is performed, users need to send the last command to check up the status of target



- The first command is needed to indicate that this is a legacy page write
- The column address (C-ADDR) and row address (R-ADDR) are shipped in a serial order
- Data should be then transferred, and the second command initiates a write
- Once the write is performed, users need to send the last command to check up the status of target



- The first command is needed to indicate that this is a legacy page write
- The column address (C-ADDR) and row address (R-ADDR) are shipped in a serial order
- Data should be then transferred, and the second command initiates a write
- Once the write is performed, users need to send the last command to check up the status of target



#### **Intrinsic Latency Variation**

- Incremental step pulse programming (ISPP)
- Fowler-Nordheim Tunneling
  - Making an electron channel
  - Voltage is applied over a certain threshold



#### **Intrinsic Latency Variation**

Incremental step pulse programming (ISPP)

Write/Program Latency

MSB pages

SB pages

(Blue, 440*u*s)


(Red, 5000*u*s)

80.00


800.0

1600

5000 microseconds




- The first command is needed to indicate that this is a legacy page write
- The column address (C-ADDR) and row address (R-ADDR) are shipped in a serial order
- Data should be then transferred, and the second command initiates a write
- Once the write is performed, users need to send the last command to check up the status of target




- Unlike other memory technologies, flash controller(s) should hold the data till the target return a success state.
- If it fails, the controller should retry the write till the target reports a success
  - This indicates that buffer or queue mechanisms within SSDs should appropriately manage the data based on the corresponding flash interface protocol that system employs




- The first command and addresses follow the same sequence of a write
- The second command initiates a read
- A read occurs
- Then the data comes out




- The first command and addresses follow the same sequence of a write
- The second command initiates a read
- A read occurs
- Then the data comes out




- The first command and addresses follow the same sequence of a write
- The second command initiates a read
- A read occurs
- Then the data comes out




- The first command and addresses follow the same sequence of a write
- The second command initiates a read
- A read occurs
- Then the data comes out



- The first command and addresses follow the same sequence of a write
- The second command initiates a read
- A read occurs
- Then the data comes out



- The first command and addresses follow the same sequence of a write
- The second command initiates a read
- A read occurs
- Then the data comes out




## Outline


- Flash Microarchitecture
- Basic Operations (Legacy)
- Cache Mode Operations
- Multi-plane Mode Operations
- Copy-back Operations
- Erase Operations
- Evaluation Studies
  - Simulation-based studies
  - Real implementation (FGPA) and evaluation



### **Cache Operation**

 The cache mode operations leverage internal registers in an attempt to hide performance overheads imposed by data movements









- A sequential cache operation reads a next sequential page by using a data register while the data of the previous page is in transferring from a plane to a cache register
- A cache command should be issued just before the data out occurs
- Random caching is also available by placing the target address in stead of the sequential command







Computer Architecture Memory and Embeded Systems Laboratory



#### **Cache Mode (Reads)**



#### **Cache Mode (Reads)**




Logic


Data register


Cache register

Computer Architecture Memory and Embeded Systems Laboratory




#### **Cache Mode (Reads)**








- Hide long latency of memory program time
  - Enable flash controller(s) to transfer data to a cache register while the target is in programming at some extent
  - Internal control logic copies the data from the cache register to the data register
    - No programming operation is involved here, which can be done as quickly as a register copy
  - The logic internally moves the target data sitting on the data register to a specified block and page addresses in the target array of selected die
    - In the meantime, the flash controller is able to transfer data to the cache register (or another one)












## Outline


- Flash Microarchitecture
- Basic Operations (Legacy)
- Cache Mode Operations
- Multi-plane Mode Operations
- Copy-back Operations
- Erase Operations
- Evaluation Studies
  - Simulation-based studies
  - Real implementation (FGPA) and evaluation



## **Multi-plane Mode Operation**


- Two (or more) different pages can be served in parallel
- For some specific flash technologies, the operation should be composed by a same page offset (in a block) and a same die address, but different plane addresses (*plane addressing rule*)






- Before sending a basic operation command, flash controller(s) needs a request to transfer data from a target plane to its cache register
- Each new plane address is specified, the corresponding request is queued for transferring data
- The address of the final plane should be brought by a basic read or write command
  - The internal flash control logic then serves all queued plane requests at a time (multi-plane operation)






CACHE REG	CACHE REG
DATA REG	DATA REG
ARRAY (PLANE)	ARRAY (PLANE)







CACHE REG	CACHE REG
DATA REG	DATA REG
ARRAY (PLANE)	ARRAY (PLANE)






















## Outline

- Flash Microarchitecture
- Basic Operations (Legacy)
- Cache Mode Operations
- Multi-plane Mode Operations
- Copy-back Operations
- Erase Operations
- Evaluation Studies
  - Simulation-based studies
  - Real implementation (FGPA) and evaluation




- This can save space and cycles to copy data
- The source and destination page address should be located in the same die






- Block management (like a garbage collection) and wearleveling mechanisms require to move data from a block to another block through an external interface
- Copyback operations allow to transfer data within a plane from one page to another using the cache register
  - Note that it cannot be performed across different planes (even within a same die)
- AKA Internal Data Movement Mode



























## Outline

- Flash Microarchitecture
- Basic Operations (Legacy)
- Cache Mode Operations
- Multi-plane Mode Operations
- Copy-back Operations
- Erase Operations
- Evaluation Studies
  - Simulation-based studies
  - Real implementation (FGPA) and evaluation




#### **Erase Operations**

- The command sequence for erasing a block is not different with basic operations, but the page address is ignored (column)
- It also supports multi-plane mode for erasing multiple blocks in parallels




#### **Erase Operations**

- The command sequence for erasing a block is not different with basic operations, but the page address is ignored (column)
- It also supports multi-plane mode for erasing multiple blocks in parallels



## Combination

- All NAND flash memory operations are used in any combination
- Scheduling NAND flash command is an important design parameter to determine system performance



#### 6Bash-level Controller

# References

- NANDFlashSim: High-Fidelity, Microarchitecture-Aware NAND Flash Memory Simulation, TOS
- Internal Parallelism of Flash Memory-Based Solid-State Drive, TOS
- Performance impact and interplay of SSD parallelism through advanced commands, allocation strategy and data granularity, ICS
- OpenNVM: An Open-Sourced FPGA-based NVM Controller for Low Level Memory Characterization, ICCD
- Exploring Design Challenges in Getting Solid State Drives Closer to CPU, TC

