


Memory Types & Hierarchy



Memory types and strong points

SRAM : Speed

DRAM : Speed/Cost

NAND : Cost

source : www.ts.avnet.com

Requirements of memory device

- Fast Write / Read Speed
- High Write / Read Throughput
- Random Access
- Non-volatility
- Low Power Consumption
- Low Cost / High Density



Single memory type cannot cover all the requirements

Memory performance comparison chart

Volatility	Volatile		Non-Volatile				
	SRAM	DRAM	NAND	FeRAM	MRAM	PRAM	ReRAM
Cell Size(F ²)	150~200	~8	≤ 2	30~80	20~40 ^(a) ~8 ^(b)	~4 ≤2 (3D stack)	≤ 2
Read Time	~1ns	~30ns	~50us	~70ns	< 30ns	~30ns	30ns~1us
Write Time	~1ns	~30ns	~1ms	~70ns	< 30ns	~500ns	30ns~1us
Endurance	> 10 ¹⁵	> 10 ¹⁵	10 ⁵	10 ¹²	> 10 ¹⁵	10 ⁷	> 10 ⁷
Byte Operation	O	O	X	O	O	O	O
Commercialized	-	1970 Intel	1989 Toshiba	2006 Fujizsu / Ramtron	2006 ^(a) Freescale	2010 Samsung 2015 Intel / Micron	Under Research

(a) : Field Switching MRAM


(b) : STT-MRAM

Each memory has its own strength


→ Cannot be easily replaced by others

Classification - Operating principles

Capacitor Based



Data "1"




Data "0"

- DRAM
- SRAM
- Flash

Difficult to increase memory density
(scaling device size)

- Capacitance (Bottle volume) ↓
- Signal strength ↓

Resistor Based



Data "1"

Data "0"

- PRAM (Phase-change Memory)
- MRAM (Magnetic Memory)
- RRAM (Resistive Memory)

Advantages to increasing density

- Signal strength is insensitive to device size


Classification

Volatile


Non-Volatile

Capacitor Based



DRAM



SRAM





FLASH





Resistor Based



PRAM



MRAM





RRAM



DRAM

1 Transistor + 1 Capacitor



Capacitor

The location where charge is stored. Composed of Storage Node, Dielectric, and Plate node triple structure.

Bit Line


Data I/O line

Cell Transistor + Word Line

Transferring charge between capacitor and bit line to store / read data



Charged capacitor representing data '1' and an uncharged capacitor '0'

DRAM – evolution of capacitor



* HSG : Hemi-Spherical Grain


Flash



Use F-N tunneling to 'trap' electron at Floating Gate

Erase

Program





Erased Cell

- "1" State
- On Cell
- Negative V_{th}

Programmed Cell

- "0" State
- Off Cell
- Positive V_{th}





Flash – nowadays

2D NAND → 3D NAND




Floating Poly Gate → Charge Trap Flash (CTF) Technology

2D NAND



Widen the gap by structure change

3D NAND



SSL Gate

Control Gate (W/L)

GSL Gate

- Bit growth : Cell dimension decreased by 3D stacking → Overcomes scaling issue
- High program performance : Decreased interference between cells
- Low power consumption


source : samsungsemiconstory.com

PcRAM (Phase-change RAM)



Reversible phase change of chalcogenide material

(Crystalline \leftrightarrow Amorphous)



- Writing : Current heating
- Reading : Resistance change



Low resistance
SET state : "0"





High resistance
RESET state : "1"




Switching Behavior of PRAM

Set/Reset Transition



Switching Speed






G. H. Koh, ISADPT(2003)

- Switching speed \rightarrow Crystallization limit (transition to SET)
- Switching current \rightarrow Melting limit (transition to RESET)

PRAM – 3D Stack

- **Cross-point cell structure**

- Cell selector : OTS (Ovonic Threshold switching)
- Cell storage : PCM (Phase change memory)



D. Kau, Intel/Numonyx, IEDM 2009

- **Challenges :**

- Selector technology
- Process integration & characteristic distribution control

PRAM - nowadays

3D-Xpoint Memory - Intel/Micron (2015)

3D XPoint™ Technology: An Innovative, High-Density Design

Cross Point Structure
Perpendicular wires connect submicroscopic columns. An individual memory cell can be addressed by selecting its top and bottom wire.

Non-Volatile
3D XPoint™ Technology is non-volatile—which means your data doesn't go away when your power goes away—making it a great choice for storage.


High Endurance
Unlike other storage memory technologies, 3D XPoint™ Technology is not significantly impacted by the number of write cycles it can endure, making it more durable.


Transforming the Memory Hierarchy
For the first time, there is a fast, inexpensive and non-volatile memory technology that can serve as system memory and storage.

Stackable
These thin layers of memory can be stacked to further boost density.


Selector
Whereas DRAM requires a transistor at each memory cell—making it big and expensive—the amount of voltage sent to each 3D XPoint™ Technology selector enables its memory cell to be written to or read without requiring a transistor.

Memory Cell
Each memory cell can store a single bit of data.







3D XPoint™ Technology



Processor




DRAM



3D XPoint™ Technology

~8x to 10x Greater Density than DRAM¹
3D XPoint™ Technology's simple, stackable, transistor-less design packs more memory into less space, which is critical to reducing cost.



THE BREAKTHROUGH

A NEW CLASS OF NON-VOLATILE MEMORY




1000X
FASTER
THAN NAND

1000X
ENDURANCE
OF NAND

10X
DENSER
THAN CONVENTIONAL
MEMORY



PRAM – 3D VNAND-like Cell Structure

- Vertical Poly-Si Tr + Phase change material
- Thin channel Tr, Thin PCM → Memory hole size scaling
(NAND 60nm → VCCPM 32nm)
- Vertical poly-Si diode : String Selector. Cell dimension $6F^2$ (Tr) → $4F^2$ (diode)



M. Kinoshita, Hitachi, VLSI 201


MRAM (Magnetic RAM)



- **MTJ (Magnetic Tunnel Junction)**

- : Spin-dependent tunneling

- : Resistance change controlled by magnetization direction






Parallel Magnetization
→ Low Resistance (R_p)

Anti-Parallel Magnetization
→ High Resistance (R_{ap})

$$TMR = \frac{R_{AP} - R_P}{R_P}$$

TMR : Tunneling Magneto-resistance


MRAM – Types and characteristics

	Field -MRAM	STT-MRAM (in-plane mag.)	STT-MRAM (out-of-plane mag.)	
Operation Principle	<p>Field Switching</p> 	<p>STT Switching</p> 	<p>STT Switching</p> 	
Characteristic	<ul style="list-style-type: none"> - MTJ size decrease → I_{sw} increase - Disturb issue in half-selected cells 	<ul style="list-style-type: none"> - MTJ size decrease → I_{sw} decrease - MTJ aspect ratio > 2:1 	<ul style="list-style-type: none"> - MTJ size decrease → I_{sw} decrease - MTJ aspect ratio ~ 1:1 	
Cell Area	> 22.5F ²	6~12F ²	4~12F ²	
Anisotropy	Shape $K_u \sim 10^4$ erg/cc	Shape $K_u \sim 10^4$ erg/cc	Interface $K_u \sim 5 \cdot 10^6$ erg/cc	Bulk $K_u \sim 10^7$ erg/cc
Scalability Limit	~ 90nm	30 ~ 40nm	10~20nm	5~10nm




RRAM (Resistive RAM)



a Unipolar



b Bipolar



R. Waser, Nature Materials 2007



RRAM : R depends on the state of the film
 Low Resistance (SET) & High resistance (RESET)

- Unipolar : SET & RESET switching occurs at the same polarity
- Bipolar : SET & RESET switching occurs at opposite polarity

RRAM - Types and Switching Mechanisms

	Filamentary (Unipolar)	Filamentary (Bipolar)	CBRAM (Bipolar)
Operating Principle	<p>Low R High R</p> <p>Joule heating (Ion diffusion)</p> <p>Coulomb force (Ox. ion drift)</p> <p>Electrode</p> <p>Metal oxide</p> <p>Conducting filament (Oxygen Vacancy)</p> <p>O²⁻ ion Electro-migration + Thermal diffusion + red/ox</p>	<p>Low R High R</p> <p>Coulomb force (Ox. ion drift)</p> <p>O²⁻ ion Electro-migration + (local) red/ox</p> <p><i>D. Ielmini., T-ED, 2011</i></p>	<p>High R Low R High R</p> <p>Cu</p> <p>Pt</p> <p>Cu⁺</p> <p>Cu⁺</p> <p>Cu⁺</p> <p>Coulomb force (Metal ion drift)</p> <p>M⁺ ion Electro-migration + red/ox</p> <p><i>I. Valov., J.Phys.D, 2013</i></p>
Switching Curve	<p>Current (mA)</p> <p>Voltage (V)</p> <p>Set</p> <p>Reset</p> <p>Read</p> <p>Set Current Compliance</p>	<p>(a)</p> <p>Current (µA)</p> <p>Voltage (V)</p> <p>(1)</p> <p>(2)</p> <p>(3)</p> <p>(4)</p>	<p>Current (A)</p> <p>Voltage (V)</p> <p>Set</p> <p>Reset</p>
Material	NiO, TiO ₂ , ZrO ₂ , HfO ₂ , ... + Noble metal electrode	HfO _x , TiO _x , TaO _x , WO _x , Cu ₂ O, ...	Solid electrolyte + metal ions (GeSe, ... + Ag, Cu...)