Bounded Dataflow Networks and Latency Insensitive Circuits 2